{"id":"https://openalex.org/W2519109807","doi":"https://doi.org/10.1109/ivsw.2016.7566607","title":"A Digital Memristor Emulator for FPGA-Based Artificial Neural Networks","display_name":"A Digital Memristor Emulator for FPGA-Based Artificial Neural Networks","publication_year":2016,"publication_date":"2016-07-01","ids":{"openalex":"https://openalex.org/W2519109807","doi":"https://doi.org/10.1109/ivsw.2016.7566607","mag":"2519109807"},"language":"en","primary_location":{"id":"doi:10.1109/ivsw.2016.7566607","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ivsw.2016.7566607","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 1st IEEE International Verification and Security Workshop (IVSW)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2117/97184","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5030851089","display_name":"Ioannis Vourkas","orcid":"https://orcid.org/0000-0002-7036-8092"},"institutions":[{"id":"https://openalex.org/I162148367","display_name":"Pontificia Universidad Cat\u00f3lica de Chile","ror":"https://ror.org/04teye511","country_code":"CL","type":"education","lineage":["https://openalex.org/I162148367"]}],"countries":["CL"],"is_corresponding":false,"raw_author_name":"Ioannis Vourkas","raw_affiliation_strings":["Dept. of Electrical Engineering, Pontificia Universidad Cat\u00f3lica de Chile (PUC), Santiago, Chile"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, Pontificia Universidad Cat\u00f3lica de Chile (PUC), Santiago, Chile","institution_ids":["https://openalex.org/I162148367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056881719","display_name":"A. C. Abusleme Hoffman","orcid":"https://orcid.org/0000-0003-0762-7204"},"institutions":[{"id":"https://openalex.org/I162148367","display_name":"Pontificia Universidad Cat\u00f3lica de Chile","ror":"https://ror.org/04teye511","country_code":"CL","type":"education","lineage":["https://openalex.org/I162148367"]}],"countries":["CL"],"is_corresponding":false,"raw_author_name":"Angel Abusleme","raw_affiliation_strings":["Dept. of Electrical Engineering, Pontificia Universidad Cat\u00f3lica de Chile (PUC), Santiago, Chile"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, Pontificia Universidad Cat\u00f3lica de Chile (PUC), Santiago, Chile","institution_ids":["https://openalex.org/I162148367"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5088436387","display_name":"Vasileios Ntinas","orcid":"https://orcid.org/0000-0002-2367-5567"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Vasileios Ntinas","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, Democritus University of Thrace (DUTh), Xanthi, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Democritus University of Thrace (DUTh), Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008924272","display_name":"Georgios Ch. Sirakoulis","orcid":"https://orcid.org/0000-0001-8240-484X"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Georgios Ch. Sirakoulis","raw_affiliation_strings":["Dept. of Electrical and Computer Engineering, Democritus University of Thrace (DUTh), Xanthi, Greece"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical and Computer Engineering, Democritus University of Thrace (DUTh), Xanthi, Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5063332575","display_name":"Antonio Rubio","orcid":"https://orcid.org/0000-0003-1625-1472"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Antonio Rubio","raw_affiliation_strings":["Dept. of Electronic Engineering, Polytechnic University of Catalonia (Barcelona Tech), Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Engineering, Polytechnic University of Catalonia (Barcelona Tech), Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]}],"institutions":[],"countries_distinct_count":3,"institutions_distinct_count":5,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":3.3484,"has_fulltext":false,"cited_by_count":39,"citation_normalized_percentile":{"value":0.9274736,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10581","display_name":"Neural dynamics and brain function","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2805","display_name":"Cognitive Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}},{"id":"https://openalex.org/T11601","display_name":"Neuroscience and Neural Engineering","score":0.9965999722480774,"subfield":{"id":"https://openalex.org/subfields/2804","display_name":"Cellular and Molecular Neuroscience"},"field":{"id":"https://openalex.org/fields/28","display_name":"Neuroscience"},"domain":{"id":"https://openalex.org/domains/1","display_name":"Life Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/memristor","display_name":"Memristor","score":0.9262831211090088},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7974759340286255},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7227181792259216},{"id":"https://openalex.org/keywords/content-addressable-memory","display_name":"Content-addressable memory","score":0.650353193283081},{"id":"https://openalex.org/keywords/artificial-neural-network","display_name":"Artificial neural network","score":0.6486209034919739},{"id":"https://openalex.org/keywords/context","display_name":"Context (archaeology)","score":0.6127304434776306},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5306535959243774},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.43668657541275024},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.376470685005188},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3655329942703247},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.3505755364894867},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.3397458791732788},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.24195453524589539},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14501848816871643},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.137489914894104}],"concepts":[{"id":"https://openalex.org/C150072547","wikidata":"https://www.wikidata.org/wiki/Q212923","display_name":"Memristor","level":2,"score":0.9262831211090088},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7974759340286255},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7227181792259216},{"id":"https://openalex.org/C53442348","wikidata":"https://www.wikidata.org/wiki/Q745101","display_name":"Content-addressable memory","level":3,"score":0.650353193283081},{"id":"https://openalex.org/C50644808","wikidata":"https://www.wikidata.org/wiki/Q192776","display_name":"Artificial neural network","level":2,"score":0.6486209034919739},{"id":"https://openalex.org/C2779343474","wikidata":"https://www.wikidata.org/wiki/Q3109175","display_name":"Context (archaeology)","level":2,"score":0.6127304434776306},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5306535959243774},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.43668657541275024},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.376470685005188},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3655329942703247},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.3505755364894867},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.3397458791732788},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.24195453524589539},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14501848816871643},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.137489914894104},{"id":"https://openalex.org/C151730666","wikidata":"https://www.wikidata.org/wiki/Q7205","display_name":"Paleontology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/ivsw.2016.7566607","is_oa":false,"landing_page_url":"https://doi.org/10.1109/ivsw.2016.7566607","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 1st IEEE International Verification and Security Workshop (IVSW)","raw_type":"proceedings-article"},{"id":"pmh:oai:upcommons.upc.edu:2117/97184","is_oa":false,"landing_page_url":"https://hdl.handle.net/2117/97184","pdf_url":null,"source":{"id":"https://openalex.org/S4377196262","display_name":"UPCommons institutional repository (Universitat Polit\u00e8cnica de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I9617848","host_organization_name":"Universitat Polit\u00e8cnica de Catalunya","host_organization_lineage":["https://openalex.org/I9617848"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:recercat.cat:2072/341001","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/97184","pdf_url":null,"source":{"id":"https://openalex.org/S4306402147","display_name":"RECERCAT (Consorci de Serveis Universitaris de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210090028","host_organization_name":"Consorci de Serveis Universitaris de Catalunya","host_organization_lineage":["https://openalex.org/I4210090028"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:recercat.cat:2072/341001","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/97184","pdf_url":null,"source":{"id":"https://openalex.org/S4306402147","display_name":"RECERCAT (Consorci de Serveis Universitaris de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210090028","host_organization_name":"Consorci de Serveis Universitaris de Catalunya","host_organization_lineage":["https://openalex.org/I4210090028"],"host_organization_lineage_names":[],"type":"repository"},"license":"cc-by-nc-nd","license_id":"https://openalex.org/licenses/cc-by-nc-nd","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W634004780","https://openalex.org/W1975229527","https://openalex.org/W1982005081","https://openalex.org/W2015088745","https://openalex.org/W2016922062","https://openalex.org/W2052332160","https://openalex.org/W2115271248","https://openalex.org/W2124776405","https://openalex.org/W2312491913","https://openalex.org/W2540646523","https://openalex.org/W4243577063","https://openalex.org/W4246496005","https://openalex.org/W4300193696","https://openalex.org/W6677425461","https://openalex.org/W6678851513"],"related_works":["https://openalex.org/W2019421138","https://openalex.org/W2995926156","https://openalex.org/W2063534976","https://openalex.org/W2284838239","https://openalex.org/W3094426418","https://openalex.org/W2373066471","https://openalex.org/W1508811950","https://openalex.org/W4366380722","https://openalex.org/W2380210889","https://openalex.org/W2059076183"],"abstract_inverted_index":{"FPGAs":[0],"are":[1],"reconfigurable":[2],"electronic":[3,45],"platforms,":[4],"well-suited":[5],"to":[6,28],"implement":[7],"complex":[8,100],"artificial":[9,22],"neural":[10],"networks":[11],"(ANNs).":[12],"To":[13],"this":[14,36,68],"end,":[15],"the":[16,38,44,51,62,72],"compact":[17],"hardware":[18],"(HW)":[19],"implementation":[20],"of":[21,47,53,64],"synapses":[23],"is":[24],"an":[25],"important":[26],"step":[27],"obtain":[29],"human":[30],"brain-like":[31],"functionalities":[32],"at":[33],"circuit-level.":[34],"In":[35,67],"context,":[37],"memristor":[39,75,83],"has":[40],"been":[41],"proposed":[42],"as":[43],"analogue":[46],"biological":[48],"synapses,":[49],"but":[50],"price":[52],"commercially":[54],"available":[55],"samples":[56],"still":[57],"remains":[58],"high,":[59],"hence":[60],"motivating":[61],"development":[63],"HW":[65],"emulators.":[66],"work":[69],"we":[70],"present":[71],"first":[73],"digital":[74],"emulator":[76],"based":[77],"upon":[78],"a":[79,109,114],"voltage-controlled":[80],"threshold-type":[81],"bipolar":[82],"model.":[84],"We":[85,95],"validate":[86],"its":[87,97,105],"functionality":[88],"in":[89,108],"low-cost":[90],"yet":[91],"powerful":[92],"FPGA":[93],"families.":[94],"test":[96],"suitability":[98],"for":[99],"memristive":[101],"circuits":[102],"and":[103],"prove":[104],"synaptic":[106],"properties":[107],"small":[110],"associative":[111],"memory":[112],"via":[113],"perceptron":[115],"ANN.":[116]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":4},{"year":2023,"cited_by_count":3},{"year":2022,"cited_by_count":5},{"year":2021,"cited_by_count":5},{"year":2020,"cited_by_count":2},{"year":2019,"cited_by_count":5},{"year":2018,"cited_by_count":9},{"year":2017,"cited_by_count":3},{"year":2016,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}