{"id":"https://openalex.org/W2096440367","doi":"https://doi.org/10.1109/itcc.2004.1286761","title":"Synthesis scheme for low power designs with multiple supply voltages by heuristic algorithms","display_name":"Synthesis scheme for low power designs with multiple supply voltages by heuristic algorithms","publication_year":2004,"publication_date":"2004-01-01","ids":{"openalex":"https://openalex.org/W2096440367","doi":"https://doi.org/10.1109/itcc.2004.1286761","mag":"2096440367"},"language":"en","primary_location":{"id":"doi:10.1109/itcc.2004.1286761","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itcc.2004.1286761","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Information Technology: Coding and Computing, 2004. Proceedings. ITCC 2004.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5027461238","display_name":"L. Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I133999245","display_name":"University of Nevada, Las Vegas","ror":"https://ror.org/0406gha72","country_code":"US","type":"education","lineage":["https://openalex.org/I133999245"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"L. Wang","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Nevada, Las Vegas, Las Vegas, NV, USA","Dept. of Electr. & Comput. Eng.,, Nevada Univ., Las Vegas, NV, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Nevada, Las Vegas, Las Vegas, NV, USA","institution_ids":["https://openalex.org/I133999245"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng.,, Nevada Univ., Las Vegas, NV, USA","institution_ids":["https://openalex.org/I133999245"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069124655","display_name":"Yingtao Jiang","orcid":"https://orcid.org/0000-0001-7453-9365"},"institutions":[{"id":"https://openalex.org/I133999245","display_name":"University of Nevada, Las Vegas","ror":"https://ror.org/0406gha72","country_code":"US","type":"education","lineage":["https://openalex.org/I133999245"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Y. Jiang","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Nevada, Las Vegas, Las Vegas, NV, USA","Dept. of Electr. & Comput. Eng.,, Nevada Univ., Las Vegas, NV, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Nevada, Las Vegas, Las Vegas, NV, USA","institution_ids":["https://openalex.org/I133999245"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng.,, Nevada Univ., Las Vegas, NV, USA","institution_ids":["https://openalex.org/I133999245"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110202232","display_name":"H. Selvaraj","orcid":null},"institutions":[{"id":"https://openalex.org/I133999245","display_name":"University of Nevada, Las Vegas","ror":"https://ror.org/0406gha72","country_code":"US","type":"education","lineage":["https://openalex.org/I133999245"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Selvaraj","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Nevada, Las Vegas, Las Vegas, NV, USA","Dept. of Electr. & Comput. Eng.,, Nevada Univ., Las Vegas, NV, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Nevada, Las Vegas, Las Vegas, NV, USA","institution_ids":["https://openalex.org/I133999245"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng.,, Nevada Univ., Las Vegas, NV, USA","institution_ids":["https://openalex.org/I133999245"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I133999245"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"220","issue":null,"first_page":"826","last_page":"830 Vol.2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/heuristics","display_name":"Heuristics","score":0.749837338924408},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7348524332046509},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6520410776138306},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5600632429122925},{"id":"https://openalex.org/keywords/digital-signal-processing","display_name":"Digital signal processing","score":0.5188640356063843},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.49866175651550293},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.48829221725463867},{"id":"https://openalex.org/keywords/processor-scheduling","display_name":"Processor scheduling","score":0.44723182916641235},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.4368153512477875},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.43042463064193726},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.41121408343315125},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4037298560142517},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.32715755701065063},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.18937143683433533},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1410975456237793},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.12655502557754517},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10254591703414917},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.09402075409889221},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.07340660691261292}],"concepts":[{"id":"https://openalex.org/C127705205","wikidata":"https://www.wikidata.org/wiki/Q5748245","display_name":"Heuristics","level":2,"score":0.749837338924408},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7348524332046509},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6520410776138306},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5600632429122925},{"id":"https://openalex.org/C84462506","wikidata":"https://www.wikidata.org/wiki/Q173142","display_name":"Digital signal processing","level":2,"score":0.5188640356063843},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.49866175651550293},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.48829221725463867},{"id":"https://openalex.org/C2984822820","wikidata":"https://www.wikidata.org/wiki/Q1123036","display_name":"Processor scheduling","level":3,"score":0.44723182916641235},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.4368153512477875},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.43042463064193726},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.41121408343315125},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4037298560142517},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.32715755701065063},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.18937143683433533},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1410975456237793},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.12655502557754517},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10254591703414917},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.09402075409889221},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.07340660691261292},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/itcc.2004.1286761","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itcc.2004.1286761","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"International Conference on Information Technology: Coding and Computing, 2004. Proceedings. ITCC 2004.","raw_type":"proceedings-article"},{"id":"pmh:oai:digitalscholarship.unlv.edu:ece_fac_articles-1633","is_oa":false,"landing_page_url":"https://digitalscholarship.unlv.edu/ece_fac_articles/631","pdf_url":null,"source":{"id":"https://openalex.org/S4377196371","display_name":"Digital Scholarship - UNLV (University of Nevada Reno)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134113660","host_organization_name":"University of Nevada, Reno","host_organization_lineage":["https://openalex.org/I134113660"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electrical and Computer Engineering Faculty Publications","raw_type":"text"},{"id":"pmh:oai:oasis.library.unlv.edu:ece_fac_articles-1633","is_oa":false,"landing_page_url":"https://oasis.library.unlv.edu/ece_fac_articles/631","pdf_url":null,"source":{"id":"https://openalex.org/S4377196371","display_name":"Digital Scholarship - UNLV (University of Nevada Reno)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I134113660","host_organization_name":"University of Nevada, Reno","host_organization_lineage":["https://openalex.org/I134113660"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"Electrical & Computer Engineering Faculty Research","raw_type":"conference"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":26,"referenced_works":["https://openalex.org/W1633471522","https://openalex.org/W1970893511","https://openalex.org/W1998071220","https://openalex.org/W1999640823","https://openalex.org/W2005228957","https://openalex.org/W2011039300","https://openalex.org/W2011579672","https://openalex.org/W2016688797","https://openalex.org/W2024060531","https://openalex.org/W2039731046","https://openalex.org/W2051230585","https://openalex.org/W2052469048","https://openalex.org/W2065260591","https://openalex.org/W2068447851","https://openalex.org/W2072131414","https://openalex.org/W2077469341","https://openalex.org/W2080358700","https://openalex.org/W2107374873","https://openalex.org/W2166243422","https://openalex.org/W4230387433","https://openalex.org/W4232506092","https://openalex.org/W4240842612","https://openalex.org/W4285719527","https://openalex.org/W6651671622","https://openalex.org/W6663499612","https://openalex.org/W6831735757"],"related_works":["https://openalex.org/W2280422768","https://openalex.org/W3143197806","https://openalex.org/W4252555497","https://openalex.org/W3121175838","https://openalex.org/W3016293053","https://openalex.org/W1690653314","https://openalex.org/W2401723157","https://openalex.org/W2065055572","https://openalex.org/W2784269775","https://openalex.org/W2952904874"],"abstract_inverted_index":{"We":[0],"present":[1],"three":[2],"heuristics":[3],"synthesis":[4],"schemes":[5,32],"to":[6,39,44],"minimize":[7],"power":[8,41],"consumption":[9,42],"with":[10,56],"resources":[11],"operating":[12],"at":[13],"multiple":[14],"voltages":[15],"under":[16],"timing":[17],"and":[18,36],"resource":[19],"constraints.":[20],"Unlike":[21],"the":[22,45,51,64],"conventional":[23],"methods":[24],"where":[25],"only":[26],"scheduling":[27,35],"is":[28],"considered,":[29],"all":[30],"these":[31],"consider":[33],"both":[34],"partitioning":[37],"simultaneously":[38],"reduce":[40],"due":[43],"functional":[46],"units":[47],"as":[48,50],"well":[49],"interconnects":[52],"among":[53],"them.":[54],"Experiments":[55],"a":[57],"number":[58],"of":[59],"DSP":[60],"benchmarks":[61],"show":[62],"that":[63],"proposed":[65],"algorithms":[66],"achieve":[67],"different":[68],"performance.":[69]},"counts_by_year":[],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}