{"id":"https://openalex.org/W3124645152","doi":"https://doi.org/10.1109/itc44778.2020.9325278","title":"A Weak Asynchronous RESet (ARES) PUF Using Start-up Characteristics of Null Conventional Logic Gates","display_name":"A Weak Asynchronous RESet (ARES) PUF Using Start-up Characteristics of Null Conventional Logic Gates","publication_year":2020,"publication_date":"2020-11-01","ids":{"openalex":"https://openalex.org/W3124645152","doi":"https://doi.org/10.1109/itc44778.2020.9325278","mag":"3124645152"},"language":"en","primary_location":{"id":"doi:10.1109/itc44778.2020.9325278","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc44778.2020.9325278","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038945968","display_name":"Sreeja Chowdhury","orcid":"https://orcid.org/0000-0002-8009-1314"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Sreeja Chowdhury","raw_affiliation_strings":["Florida Institute of Cybersecurity Research, University of Florida"],"affiliations":[{"raw_affiliation_string":"Florida Institute of Cybersecurity Research, University of Florida","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069844816","display_name":"Rabin Yu Acharya","orcid":"https://orcid.org/0000-0001-5952-4093"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Rabin Acharya","raw_affiliation_strings":["Florida Institute of Cybersecurity Research, University of Florida"],"affiliations":[{"raw_affiliation_string":"Florida Institute of Cybersecurity Research, University of Florida","institution_ids":["https://openalex.org/I33213144"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5082784717","display_name":"William Boullion","orcid":null},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"William Boullion","raw_affiliation_strings":["Department of Computer Science and Computer Engineering, University of Arkansas"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Computer Engineering, University of Arkansas","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023214453","display_name":"Andrew Felder","orcid":null},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Andrew Felder","raw_affiliation_strings":["Department of Computer Science and Computer Engineering, University of Arkansas"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Computer Engineering, University of Arkansas","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021278462","display_name":"M.D. Howard","orcid":null},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mark Howard","raw_affiliation_strings":["Department of Computer Science and Computer Engineering, University of Arkansas"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Computer Engineering, University of Arkansas","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101644887","display_name":"Jia Di","orcid":"https://orcid.org/0000-0001-7718-0220"},"institutions":[{"id":"https://openalex.org/I78715868","display_name":"University of Arkansas at Fayetteville","ror":"https://ror.org/05jbt9m15","country_code":"US","type":"education","lineage":["https://openalex.org/I78715868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Jia Di","raw_affiliation_strings":["Department of Computer Science and Computer Engineering, University of Arkansas"],"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Computer Engineering, University of Arkansas","institution_ids":["https://openalex.org/I78715868"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009243659","display_name":"Domenic Forte","orcid":"https://orcid.org/0000-0002-2794-7320"},"institutions":[{"id":"https://openalex.org/I33213144","display_name":"University of Florida","ror":"https://ror.org/02y3ad647","country_code":"US","type":"education","lineage":["https://openalex.org/I33213144"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Domenic Forte","raw_affiliation_strings":["Florida Institute of Cybersecurity Research, University of Florida"],"affiliations":[{"raw_affiliation_string":"Florida Institute of Cybersecurity Research, University of Florida","institution_ids":["https://openalex.org/I33213144"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5038945968"],"corresponding_institution_ids":["https://openalex.org/I33213144"],"apc_list":null,"apc_paid":null,"fwci":1.1552,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.78484321,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":97},"biblio":{"volume":null,"issue":null,"first_page":null,"last_page":null},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12122","display_name":"Physical Unclonable Functions (PUFs) and Hardware Security","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9955999851226807,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.9951000213623047,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/asynchronous-communication","display_name":"Asynchronous communication","score":0.6445526480674744},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5957567095756531},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5353866815567017},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5047825574874878},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.4752628207206726},{"id":"https://openalex.org/keywords/physical-unclonable-function","display_name":"Physical unclonable function","score":0.4465475082397461},{"id":"https://openalex.org/keywords/reliability","display_name":"Reliability (semiconductor)","score":0.44434860348701477},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.43046531081199646},{"id":"https://openalex.org/keywords/asynchronous-circuit","display_name":"Asynchronous circuit","score":0.42279136180877686},{"id":"https://openalex.org/keywords/uniqueness","display_name":"Uniqueness","score":0.4161667227745056},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.415759414434433},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4148305654525757},{"id":"https://openalex.org/keywords/reset","display_name":"Reset (finance)","score":0.4130863547325134},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.36778080463409424},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.30218714475631714},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.2471613585948944},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19905593991279602},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.1244218647480011}],"concepts":[{"id":"https://openalex.org/C151319957","wikidata":"https://www.wikidata.org/wiki/Q752739","display_name":"Asynchronous communication","level":2,"score":0.6445526480674744},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5957567095756531},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5353866815567017},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5047825574874878},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.4752628207206726},{"id":"https://openalex.org/C8643368","wikidata":"https://www.wikidata.org/wiki/Q4046262","display_name":"Physical unclonable function","level":3,"score":0.4465475082397461},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.44434860348701477},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.43046531081199646},{"id":"https://openalex.org/C87695204","wikidata":"https://www.wikidata.org/wiki/Q629971","display_name":"Asynchronous circuit","level":5,"score":0.42279136180877686},{"id":"https://openalex.org/C2777021972","wikidata":"https://www.wikidata.org/wiki/Q22976830","display_name":"Uniqueness","level":2,"score":0.4161667227745056},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.415759414434433},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4148305654525757},{"id":"https://openalex.org/C2779795794","wikidata":"https://www.wikidata.org/wiki/Q7315343","display_name":"Reset (finance)","level":2,"score":0.4130863547325134},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.36778080463409424},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.30218714475631714},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.2471613585948944},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19905593991279602},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.1244218647480011},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.0},{"id":"https://openalex.org/C106159729","wikidata":"https://www.wikidata.org/wiki/Q2294553","display_name":"Financial economics","level":1,"score":0.0},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.0},{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/itc44778.2020.9325278","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc44778.2020.9325278","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W42037993","https://openalex.org/W1539694548","https://openalex.org/W1588087602","https://openalex.org/W1837001584","https://openalex.org/W2000171858","https://openalex.org/W2002734120","https://openalex.org/W2067008732","https://openalex.org/W2067907366","https://openalex.org/W2097571405","https://openalex.org/W2116374153","https://openalex.org/W2117299791","https://openalex.org/W2169212403","https://openalex.org/W2502734849","https://openalex.org/W2739747457","https://openalex.org/W6601790426"],"related_works":["https://openalex.org/W2080129643","https://openalex.org/W1984298705","https://openalex.org/W4247130854","https://openalex.org/W2165341302","https://openalex.org/W2337636225","https://openalex.org/W2364544765","https://openalex.org/W4212803501","https://openalex.org/W2127795343","https://openalex.org/W1482079447","https://openalex.org/W2031753133"],"abstract_inverted_index":{"Physical":[0],"unclonable":[1],"functions":[2],"(PUFs)":[3],"are":[4,99,127],"widely":[5],"researched":[6],"security":[7],"primitive":[8],"in":[9,148,219],"the":[10,67,82,86,152,176],"digital":[11],"and":[12,103,121,134,145,161,169,200,231,251],"analog":[13],"domain":[14],"but":[15],"have":[16],"yet":[17],"to":[18,32,65,107,112,183,222],"be":[19],"explored":[20],"for":[21,132,207],"asynchronous":[22],"circuits.":[23],"In":[24],"this":[25],"paper,":[26],"we":[27],"propose":[28],"novel":[29],"optimization":[30],"methods":[31,64],"design":[33,66,104],"a":[34,56,94,157,185,216],"weak":[35],"Asynchronous":[36],"RESet":[37],"(ARES)":[38],"PUF":[39,114,155,186],"that":[40,151],"exploits":[41],"random":[42],"start-up":[43],"characteristics":[44],"of":[45,48,58,118,123,159,163,196,229,233],"Threshold":[46,116],"M":[47],"N":[49],"Null":[50],"Conventional":[51],"Logic":[52],"(NCL)":[53],"gates":[54,111,126],"as":[55,93,129],"source":[57],"entropy.":[59],"We":[60],"employ":[61],"two":[62],"different":[63],"ARES":[68,154],"PUF.":[69],"The":[70],"first":[71],"includes":[72],"traditional":[73],"delay":[74,91,140],"matching":[75,92,141],"techniques":[76,142],"using":[77,138],"linear":[78],"programming-based":[79],"optimization,":[80],"whereas":[81],"second":[83],"one":[84],"uses":[85],"genetic":[87],"algorithm":[88],"(GA)":[89],"with":[90,101,187,192,226,247],"fitness":[95],"function.":[96],"Both":[97],"methodologies":[98],"explained":[100],"analysis":[102],"specifications":[105],"required":[106],"model":[108],"NCL":[109,181],"TH22":[110,209,224],"achieve":[113],"characteristics.":[115],"2":[117,119],"(TH22)":[120],"4":[122,124],"(TH44)":[125],"used":[128],"test":[130],"cases":[131],"evaluation":[133],"comparison.":[135],"Simulation":[136],"results":[137,206],"initial":[139],"at":[143,190,210],"90nm":[144,212],"65nm":[146,191],"technology":[147,213],"HSPICE":[149],"shows":[150,215],"proposed":[153,208],"has":[156],"uniqueness":[158,189,220,228,250],"49.98%":[160],"reliability":[162,195,232,253],"96.53%":[164],"across":[165,171,198,202,236],"VDD":[166,199],"variation":[167,173],"(\u00b110%)":[168],"93.39%":[170],"temperature":[172],"(0\u00b0C-80\u00b0C).":[174],"Whereas,":[175],"GA":[177],"method":[178],"can":[179],"optimize":[180],"cells":[182],"form":[184],"49%":[188],"an":[193],"average":[194],"96.4%":[197],"93.82%":[201],"temperature.":[203],"Preliminary":[204],"silicon":[205],"TSMC":[211],"node":[214],"34%":[217],"improvement":[218],"compared":[221],"standard":[223,241,243],"gate":[225],"best-case":[227,249],"53.3%":[230],"100%":[234],"respectively":[235],"repeated":[237],"measurements":[238],"(noise).":[239],"Unlike":[240],"TH22,":[242],"TH44":[244],"performs":[245],"better":[246],"47.62%":[248],"98.1%":[252],"<sup":[254],"xmlns:mml=\"http://www.w3.org/1998/Math/MathML\"":[255],"xmlns:xlink=\"http://www.w3.org/1999/xlink\">1</sup>":[256],".":[257]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}