{"id":"https://openalex.org/W3123829610","doi":"https://doi.org/10.1109/itc44778.2020.9325265","title":"Test Challenges of Intel IA Cores","display_name":"Test Challenges of Intel IA Cores","publication_year":2020,"publication_date":"2020-11-01","ids":{"openalex":"https://openalex.org/W3123829610","doi":"https://doi.org/10.1109/itc44778.2020.9325265","mag":"3123829610"},"language":"en","primary_location":{"id":"doi:10.1109/itc44778.2020.9325265","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc44778.2020.9325265","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5004468419","display_name":"Uri Shpiro","orcid":null},"institutions":[{"id":"https://openalex.org/I80687555","display_name":"Israel Electric (Israel)","ror":"https://ror.org/01p8dnv11","country_code":"IL","type":"company","lineage":["https://openalex.org/I80687555"]},{"id":"https://openalex.org/I4210104622","display_name":"Intel (Israel)","ror":"https://ror.org/027t2s119","country_code":"IL","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210104622"]}],"countries":["IL"],"is_corresponding":true,"raw_author_name":"Uri Shpiro","raw_affiliation_strings":["Intel Corporation, Haifa, Israel"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Haifa, Israel","institution_ids":["https://openalex.org/I80687555","https://openalex.org/I4210104622"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070179833","display_name":"Khen Wee","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Khen Wee","raw_affiliation_strings":["Intel Corporation, Austin, Texas, USA"],"affiliations":[{"raw_affiliation_string":"Intel Corporation, Austin, Texas, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5064587514","display_name":"Kun-Han Tsai","orcid":"https://orcid.org/0000-0001-8919-8663"},"institutions":[{"id":"https://openalex.org/I4210137693","display_name":"Siemens (United States)","ror":"https://ror.org/04axb7e79","country_code":"US","type":"company","lineage":["https://openalex.org/I1325886976","https://openalex.org/I4210137693"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kun-Han Tsai","raw_affiliation_strings":["Mentor, a Siemens Business, Wilsonville, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Mentor, a Siemens Business, Wilsonville, Oregon, USA","institution_ids":["https://openalex.org/I4210137693"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5078225459","display_name":"Justyna Zawada","orcid":"https://orcid.org/0000-0002-1881-8164"},"institutions":[{"id":"https://openalex.org/I4210137693","display_name":"Siemens (United States)","ror":"https://ror.org/04axb7e79","country_code":"US","type":"company","lineage":["https://openalex.org/I1325886976","https://openalex.org/I4210137693"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Justyna Zawada","raw_affiliation_strings":["Mentor, a Siemens Business, Wilsonville, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Mentor, a Siemens Business, Wilsonville, Oregon, USA","institution_ids":["https://openalex.org/I4210137693"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5103033725","display_name":"Xijiang Lin","orcid":"https://orcid.org/0000-0003-1794-3788"},"institutions":[{"id":"https://openalex.org/I4210137693","display_name":"Siemens (United States)","ror":"https://ror.org/04axb7e79","country_code":"US","type":"company","lineage":["https://openalex.org/I1325886976","https://openalex.org/I4210137693"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Xijiang Lin","raw_affiliation_strings":["Mentor, a Siemens Business, Wilsonville, Oregon, USA"],"affiliations":[{"raw_affiliation_string":"Mentor, a Siemens Business, Wilsonville, Oregon, USA","institution_ids":["https://openalex.org/I4210137693"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5004468419"],"corresponding_institution_ids":["https://openalex.org/I4210104622","https://openalex.org/I80687555"],"apc_list":null,"apc_paid":null,"fwci":0.231,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.52453542,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9959999918937683,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.8231602311134338},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7410275340080261},{"id":"https://openalex.org/keywords/flops","display_name":"FLOPS","score":0.6302989721298218},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.535409688949585},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5300968289375305},{"id":"https://openalex.org/keywords/reuse","display_name":"Reuse","score":0.5109983682632446},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.47763791680336},{"id":"https://openalex.org/keywords/functional-testing","display_name":"Functional testing","score":0.47344326972961426},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46078622341156006},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35357362031936646},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3250856101512909},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.26019757986068726},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1685314178466797},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.1466825008392334}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.8231602311134338},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7410275340080261},{"id":"https://openalex.org/C3826847","wikidata":"https://www.wikidata.org/wiki/Q188768","display_name":"FLOPS","level":2,"score":0.6302989721298218},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.535409688949585},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5300968289375305},{"id":"https://openalex.org/C206588197","wikidata":"https://www.wikidata.org/wiki/Q846574","display_name":"Reuse","level":2,"score":0.5109983682632446},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.47763791680336},{"id":"https://openalex.org/C80823478","wikidata":"https://www.wikidata.org/wiki/Q4493432","display_name":"Functional testing","level":3,"score":0.47344326972961426},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46078622341156006},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35357362031936646},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3250856101512909},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.26019757986068726},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1685314178466797},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.1466825008392334},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C548081761","wikidata":"https://www.wikidata.org/wiki/Q180388","display_name":"Waste management","level":1,"score":0.0},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/itc44778.2020.9325265","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc44778.2020.9325265","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.6100000143051147}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W14634279","https://openalex.org/W1625855991","https://openalex.org/W1981661491","https://openalex.org/W2004437077","https://openalex.org/W2097757592","https://openalex.org/W2102015257","https://openalex.org/W2139098514","https://openalex.org/W2143817030","https://openalex.org/W2145598737","https://openalex.org/W2158212325","https://openalex.org/W2787191865","https://openalex.org/W3000087619","https://openalex.org/W6651354974","https://openalex.org/W6681051370"],"related_works":["https://openalex.org/W2157212570","https://openalex.org/W2543176856","https://openalex.org/W2764440971","https://openalex.org/W1897203488","https://openalex.org/W2616892825","https://openalex.org/W2624668974","https://openalex.org/W1837475237","https://openalex.org/W3088373974","https://openalex.org/W2806771822","https://openalex.org/W2140497172"],"abstract_inverted_index":{"This":[0],"paper":[1,85],"presents":[2],"the":[3,13,39,54,58,64,88,92],"structural":[4],"testing":[5,31],"challenges":[6,32],"for":[7,33],"Intel's":[8,21],"high-performance":[9],"IA":[10,22],"Cores":[11,23],"and":[12,45,66],"novel":[14],"ATPG":[15],"solutions":[16],"developed":[17,97],"to":[18,70,91,98],"overcome":[19],"them.":[20],"employ":[24],"a":[25,49,73],"design":[26,77],"structure":[27],"which,":[28],"poses":[29],"unique":[30,80,101],"industry-standard":[34],"design-for-testing":[35],"(DFT)":[36],"tools.":[37],"First,":[38],"prevalent":[40],"use":[41],"of":[42,72],"both":[43],"latches":[44],"flip-flops":[46],"while":[47],"employing":[48],"two-phase":[50],"clocking":[51],"scheme.":[52],"Second,":[53],"structural-based":[55],"patterns":[56],"reuse":[57],"functional":[59,74],"clock":[60],"network,":[61],"hence":[62],"keeping":[63],"performance":[65],"power":[67],"profile":[68],"similar":[69],"that":[71],"test.":[75],"Such":[76],"properties":[78],"introduce":[79,87],"Automatic-Test-Pattern-Generation":[81],"(ATPG)":[82],"challenges.":[83],"The":[84],"will":[86],"innovative":[89],"enhancements":[90],"Design":[93],"Rule":[94],"Checks":[95],"(DRCs),":[96],"handle":[99],"these":[100],"designs.":[102]},"counts_by_year":[{"year":2022,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}