{"id":"https://openalex.org/W3125127103","doi":"https://doi.org/10.1109/itc44778.2020.9325263","title":"Automating Design For Yield: Silicon Learning to Predictive Models and Design Optimization","display_name":"Automating Design For Yield: Silicon Learning to Predictive Models and Design Optimization","publication_year":2020,"publication_date":"2020-11-01","ids":{"openalex":"https://openalex.org/W3125127103","doi":"https://doi.org/10.1109/itc44778.2020.9325263","mag":"3125127103"},"language":"en","primary_location":{"id":"doi:10.1109/itc44778.2020.9325263","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc44778.2020.9325263","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5040888350","display_name":"Srikanth Venkat Raman","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Srikanth Venkat Raman","raw_affiliation_strings":["Technology Development Intel Corporation, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Technology Development Intel Corporation, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024054272","display_name":"Pongpachara Limpisathian","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pongpachara Limpisathian","raw_affiliation_strings":["Technology Development Intel Corporation, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Technology Development Intel Corporation, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026324911","display_name":"Pascal Meinerzhagen","orcid":"https://orcid.org/0000-0002-5444-5772"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pascal Meinerzhagen","raw_affiliation_strings":["Intel Labs Intel Corporation, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Intel Labs Intel Corporation, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5113724917","display_name":"Suriyaprakash Natarajan","orcid":"https://orcid.org/0000-0002-5499-4341"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Suriyaprakash Natarajan","raw_affiliation_strings":["Design Engineering Intel Corporation, Santa Clara, USA"],"affiliations":[{"raw_affiliation_string":"Design Engineering Intel Corporation, Santa Clara, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101576895","display_name":"Eric Yang","orcid":"https://orcid.org/0000-0003-0781-9863"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Eric Yang","raw_affiliation_strings":["Technology Development Intel Corporation, Hillsboro, USA"],"affiliations":[{"raw_affiliation_string":"Technology Development Intel Corporation, Hillsboro, USA","institution_ids":["https://openalex.org/I1343180700"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5040888350"],"corresponding_institution_ids":["https://openalex.org/I1343180700"],"apc_list":null,"apc_paid":null,"fwci":0.4621,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.63066202,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6523612141609192},{"id":"https://openalex.org/keywords/design-space-exploration","display_name":"Design space exploration","score":0.6423104405403137},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.6201357841491699},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5961766839027405},{"id":"https://openalex.org/keywords/graphics","display_name":"Graphics","score":0.5644321441650391},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.5344105958938599},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5310086607933044},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.5252765417098999},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5140403509140015},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.4413767158985138},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4077451229095459},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.38740262389183044},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3843839466571808},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.37199467420578003},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.23793181777000427},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18255457282066345},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.16440507769584656}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6523612141609192},{"id":"https://openalex.org/C2776221188","wikidata":"https://www.wikidata.org/wiki/Q21072556","display_name":"Design space exploration","level":2,"score":0.6423104405403137},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.6201357841491699},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5961766839027405},{"id":"https://openalex.org/C21442007","wikidata":"https://www.wikidata.org/wiki/Q1027879","display_name":"Graphics","level":2,"score":0.5644321441650391},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.5344105958938599},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5310086607933044},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.5252765417098999},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5140403509140015},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.4413767158985138},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4077451229095459},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.38740262389183044},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3843839466571808},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.37199467420578003},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.23793181777000427},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18255457282066345},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.16440507769584656},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0},{"id":"https://openalex.org/C121684516","wikidata":"https://www.wikidata.org/wiki/Q7600677","display_name":"Computer graphics (images)","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/itc44778.2020.9325263","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc44778.2020.9325263","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2020 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","score":0.4399999976158142,"id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1489608363","https://openalex.org/W1493454437","https://openalex.org/W1864256460","https://openalex.org/W1968659326","https://openalex.org/W1980810142","https://openalex.org/W2085487226","https://openalex.org/W2101234009","https://openalex.org/W2107609659","https://openalex.org/W2109210220","https://openalex.org/W2122132511","https://openalex.org/W2127218421","https://openalex.org/W2128531054","https://openalex.org/W2152489029","https://openalex.org/W2170602543","https://openalex.org/W2171012943","https://openalex.org/W2309832917","https://openalex.org/W2782393944","https://openalex.org/W2911724039","https://openalex.org/W2945873616","https://openalex.org/W2947292684","https://openalex.org/W2955219525","https://openalex.org/W2999729612","https://openalex.org/W3033551425","https://openalex.org/W4290647025","https://openalex.org/W6629092883","https://openalex.org/W6675354045","https://openalex.org/W6678914141","https://openalex.org/W6682357834","https://openalex.org/W6841561453"],"related_works":["https://openalex.org/W3011978806","https://openalex.org/W3042858012","https://openalex.org/W2743305891","https://openalex.org/W3205162826","https://openalex.org/W2059530328","https://openalex.org/W3207169898","https://openalex.org/W3198354237","https://openalex.org/W2951650892","https://openalex.org/W2331259470","https://openalex.org/W2996372837"],"abstract_inverted_index":{"We":[0,26],"propose":[1],"a":[2,34,140],"framework":[3],"to":[4,44,87,93,113,118,122],"co-optimize":[5],"Yield":[6],"along":[7,106],"with":[8,71,77,85,91,107,116,120,131],"Power,":[9],"Performance":[10],"and":[11,23,39,65,80,96,133,135],"Area":[12],"(PPA)":[13],"through":[14,21],"the":[15,103],"design":[16,88,123],"flow":[17],"from":[18,31],"logic":[19],"synthesis":[20],"placement":[22],"routing":[24],"(APR).":[25],"accomplish":[27],"this":[28],"by":[29],"learning":[30],"silicon":[32],"using":[33,48],"combination":[35],"of":[36,75,102],"test/diagnosis,":[37],"inline/metrology":[38],"Failure":[40],"Analysis":[41],"(FA)":[42],"results":[43,60,70,126],"create":[45],"predictive":[46],"models":[47],"Machine":[49],"Learning":[50],"(ML)":[51],"techniques":[52],"that":[53],"are":[54],"then":[55],"used":[56],"during":[57],"design.":[58],"Simulation":[59],"across":[61],"three":[62],"different":[63],"CPU":[64],"Graphics":[66],"cores":[67],"show":[68,127],"promising":[69],"projected":[72],"yield":[73,108,115,129],"improvements":[74],"11-17%":[76],"no":[78],"area":[79],"performance":[81],"/":[82],"timing":[83],"penalty":[84,138],"respect":[86,121],"targets":[89],"but":[90],"tradeoffs":[92],"both":[94],"static":[95],"dynamic":[97],"power.":[98],"Better":[99],"joint":[100],"exploration":[101],"PPA":[104],"space":[105],"indicates":[109],"it":[110],"is":[111],"possible":[112],"recover":[114],"close":[117],"iso-PPA":[119],"targets.":[124],"Pre-silicon":[125],"~10.4%":[128],"increase":[130],"iso-area":[132],"-iso-performance":[134],"~1%":[136],"power":[137],"on":[139],"processor":[141],"core.":[142]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}