{"id":"https://openalex.org/W3006728905","doi":"https://doi.org/10.1109/itc44170.2019.9000131","title":"Improving Test Chip Design Efficiency via Machine Learning","display_name":"Improving Test Chip Design Efficiency via Machine Learning","publication_year":2019,"publication_date":"2019-11-01","ids":{"openalex":"https://openalex.org/W3006728905","doi":"https://doi.org/10.1109/itc44170.2019.9000131","mag":"3006728905"},"language":"en","primary_location":{"id":"doi:10.1109/itc44170.2019.9000131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc44170.2019.9000131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101673019","display_name":"Zeye Liu","orcid":"https://orcid.org/0000-0003-2516-3423"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Zeye Liu","raw_affiliation_strings":["Advanced Chip Testing Laboratory (www.ece.cmu.edu/~actl/), Carnegie Mellon University,Department of Electrical and Computer Engineering","Department of Electrical and Computer Engineering, Advanced Chip Testing Laboratory (www.ece.cmu.edu/~actl/), Carnegie Mellon University"],"affiliations":[{"raw_affiliation_string":"Advanced Chip Testing Laboratory (www.ece.cmu.edu/~actl/), Carnegie Mellon University,Department of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Advanced Chip Testing Laboratory (www.ece.cmu.edu/~actl/), Carnegie Mellon University","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5103119441","display_name":"Qicheng Huang","orcid":"https://orcid.org/0000-0003-2891-6662"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Qicheng Huang","raw_affiliation_strings":["Advanced Chip Testing Laboratory (www.ece.cmu.edu/~actl/), Carnegie Mellon University,Department of Electrical and Computer Engineering","Department of Electrical and Computer Engineering, Advanced Chip Testing Laboratory (www.ece.cmu.edu/~actl/), Carnegie Mellon University"],"affiliations":[{"raw_affiliation_string":"Advanced Chip Testing Laboratory (www.ece.cmu.edu/~actl/), Carnegie Mellon University,Department of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Advanced Chip Testing Laboratory (www.ece.cmu.edu/~actl/), Carnegie Mellon University","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5079176809","display_name":"Chenlei Fang","orcid":"https://orcid.org/0000-0002-0518-6348"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chenlei Fang","raw_affiliation_strings":["Advanced Chip Testing Laboratory (www.ece.cmu.edu/~actl/), Carnegie Mellon University,Department of Electrical and Computer Engineering","Department of Electrical and Computer Engineering, Advanced Chip Testing Laboratory (www.ece.cmu.edu/~actl/), Carnegie Mellon University"],"affiliations":[{"raw_affiliation_string":"Advanced Chip Testing Laboratory (www.ece.cmu.edu/~actl/), Carnegie Mellon University,Department of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Advanced Chip Testing Laboratory (www.ece.cmu.edu/~actl/), Carnegie Mellon University","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5039038157","display_name":"R. D. Blanton","orcid":"https://orcid.org/0000-0001-6108-2925"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"R. D. Blanton","raw_affiliation_strings":["Advanced Chip Testing Laboratory (www.ece.cmu.edu/~actl/), Carnegie Mellon University,Department of Electrical and Computer Engineering","Department of Electrical and Computer Engineering, Advanced Chip Testing Laboratory (www.ece.cmu.edu/~actl/), Carnegie Mellon University"],"affiliations":[{"raw_affiliation_string":"Advanced Chip Testing Laboratory (www.ece.cmu.edu/~actl/), Carnegie Mellon University,Department of Electrical and Computer Engineering","institution_ids":["https://openalex.org/I74973139"]},{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Advanced Chip Testing Laboratory (www.ece.cmu.edu/~actl/), Carnegie Mellon University","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5101673019"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":0.9631,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.75397861,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"10"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6259283423423767},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6240389347076416},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.5739123225212097},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.48434174060821533},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.47389689087867737},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.45587271451950073},{"id":"https://openalex.org/keywords/test-plan","display_name":"Test plan","score":0.4315357506275177},{"id":"https://openalex.org/keywords/process","display_name":"Process (computing)","score":0.426200807094574},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4187208414077759},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4036054313182831},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3003005385398865},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.2718038558959961},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2561027407646179},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.23513463139533997},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.08537381887435913}],"concepts":[{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6259283423423767},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6240389347076416},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.5739123225212097},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.48434174060821533},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.47389689087867737},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.45587271451950073},{"id":"https://openalex.org/C12148698","wikidata":"https://www.wikidata.org/wiki/Q364651","display_name":"Test plan","level":3,"score":0.4315357506275177},{"id":"https://openalex.org/C98045186","wikidata":"https://www.wikidata.org/wiki/Q205663","display_name":"Process (computing)","level":2,"score":0.426200807094574},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4187208414077759},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4036054313182831},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3003005385398865},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.2718038558959961},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2561027407646179},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.23513463139533997},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.08537381887435913},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C2776746162","wikidata":"https://www.wikidata.org/wiki/Q4508","display_name":"Navy","level":2,"score":0.0},{"id":"https://openalex.org/C166957645","wikidata":"https://www.wikidata.org/wiki/Q23498","display_name":"Archaeology","level":1,"score":0.0},{"id":"https://openalex.org/C95457728","wikidata":"https://www.wikidata.org/wiki/Q309","display_name":"History","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/itc44170.2019.9000131","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc44170.2019.9000131","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2019 IEEE International Test Conference (ITC)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":20,"referenced_works":["https://openalex.org/W579846505","https://openalex.org/W1822750977","https://openalex.org/W2004516571","https://openalex.org/W2007480051","https://openalex.org/W2080920143","https://openalex.org/W2126279226","https://openalex.org/W2146592839","https://openalex.org/W2187831645","https://openalex.org/W2345901286","https://openalex.org/W2414406137","https://openalex.org/W2427843410","https://openalex.org/W2782120976","https://openalex.org/W2908734144","https://openalex.org/W2911181151","https://openalex.org/W2911964244","https://openalex.org/W2913477859","https://openalex.org/W4246421415","https://openalex.org/W6705108459","https://openalex.org/W6715617017","https://openalex.org/W6717835706"],"related_works":["https://openalex.org/W4253195573","https://openalex.org/W2020934033","https://openalex.org/W2743305891","https://openalex.org/W2070693700","https://openalex.org/W2908947570","https://openalex.org/W2374651972","https://openalex.org/W4309227549","https://openalex.org/W2151657833","https://openalex.org/W2977629304","https://openalex.org/W3172718840"],"abstract_inverted_index":{"Competitive":[0],"position":[1],"in":[2],"the":[3,20,25,47,54,75,115,118,129],"semiconductor":[4],"field":[5],"depends":[6],"on":[7,102],"yield":[8],"which":[9,109],"is":[10],"becoming":[11],"more":[12],"challenging":[13],"to":[14,19,45,74,92],"achieve":[15],"high":[16,64],"levels":[17],"due":[18,73],"increasing":[21],"complexity":[22],"associated":[23],"with":[24,139],"design":[26,77,83,99,125,136],"and":[27,53,57],"fabrication":[28],"of":[29,117],"leading-edge":[30],"integrated":[31],"circuits":[32],"(ICs).":[33],"Consequently,":[34],"test":[35,40,68,97,107],"chips,":[36,41,108],"especially":[37],"full-flow":[38,66,105],"logic":[39,67,106],"are":[42],"increasingly":[43],"employed":[44],"investigate":[46],"complex":[48],"interaction":[49],"between":[50],"layout":[51],"features":[52],"process":[55],"before":[56],"during":[58],"product":[59],"ramp.":[60],"However,":[61],"designing":[62],"a":[63,82,87],"quality":[65],"chip":[69,98],"can":[70],"be":[71,122],"time-consuming":[72],"huge":[76],"space.":[78],"This":[79],"work":[80],"describes":[81],"methodology":[84],"that":[85,128],"deploys":[86],"random":[88],"forest":[89],"classification":[90],"technique":[91],"predict":[93],"synthesis":[94],"outcomes":[95],"for":[96],"exploration.":[100],"Experiments":[101],"creating":[103],"five":[104,111],"mimic":[110],"different":[112],"designs,":[113],"demonstrate":[114,127],"efficacy":[116],"proposed":[119],"methodology.":[120],"To":[121],"specific,":[123],"those":[124],"experiments":[126],"machine":[130],"learning":[131],"aided":[132],"flow":[133],"speeds":[134],"up":[135],"by":[137],"11\u00d7":[138],"negligible":[140],"performance":[141],"degradation.":[142]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":2},{"year":2020,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}