{"id":"https://openalex.org/W7131256098","doi":"https://doi.org/10.1109/itc-asia67627.2025.00017","title":"Design for Testability for VLSI Circuits with A Large Number of Unknown Test Response Sources","display_name":"Design for Testability for VLSI Circuits with A Large Number of Unknown Test Response Sources","publication_year":2025,"publication_date":"2025-12-16","ids":{"openalex":"https://openalex.org/W7131256098","doi":"https://doi.org/10.1109/itc-asia67627.2025.00017"},"language":null,"primary_location":{"id":"doi:10.1109/itc-asia67627.2025.00017","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc-asia67627.2025.00017","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Test Conference in Asia (ITC-Asia)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Dong Xiang","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dong Xiang","raw_affiliation_strings":["Tsinghua University,School of Software,Beijing,China,100084"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Software,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Wenfei Wang","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Wenfei Wang","raw_affiliation_strings":["Tsinghua University,School of Software,Beijing,China,100084"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Software,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5126679023","display_name":"Can Xiang","orcid":null},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Can Xiang","raw_affiliation_strings":["Tsinghua University,School of Software,Beijing,China,100084"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Software,Beijing,China,100084","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.6377186,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"48","last_page":"53"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9865000247955322,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9865000247955322,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.0017999999690800905,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.0015999999595806003,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.7684000134468079},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.7099000215530396},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6162999868392944},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6057999730110168},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.574999988079071},{"id":"https://openalex.org/keywords/scheme","display_name":"Scheme (mathematics)","score":0.5303999781608582},{"id":"https://openalex.org/keywords/very-large-scale-integration","display_name":"Very-large-scale integration","score":0.5241000056266785},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.4878999888896942},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.4844000041484833},{"id":"https://openalex.org/keywords/measure","display_name":"Measure (data warehouse)","score":0.47269999980926514}],"concepts":[{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.7684000134468079},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.7099000215530396},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6162999868392944},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6057999730110168},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.574999988079071},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5491999983787537},{"id":"https://openalex.org/C77618280","wikidata":"https://www.wikidata.org/wiki/Q1155772","display_name":"Scheme (mathematics)","level":2,"score":0.5303999781608582},{"id":"https://openalex.org/C14580979","wikidata":"https://www.wikidata.org/wiki/Q876049","display_name":"Very-large-scale integration","level":2,"score":0.5241000056266785},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.4878999888896942},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.4844000041484833},{"id":"https://openalex.org/C2780009758","wikidata":"https://www.wikidata.org/wiki/Q6804172","display_name":"Measure (data warehouse)","level":2,"score":0.47269999980926514},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.4717000126838684},{"id":"https://openalex.org/C2777267654","wikidata":"https://www.wikidata.org/wiki/Q3519023","display_name":"Test (biology)","level":2,"score":0.46380001306533813},{"id":"https://openalex.org/C132519959","wikidata":"https://www.wikidata.org/wiki/Q3077373","display_name":"Test method","level":2,"score":0.43149998784065247},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4242999851703644},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.40459999442100525},{"id":"https://openalex.org/C188598960","wikidata":"https://www.wikidata.org/wiki/Q7705805","display_name":"Test strategy","level":3,"score":0.38449999690055847},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.3596000075340271},{"id":"https://openalex.org/C180016635","wikidata":"https://www.wikidata.org/wiki/Q2712821","display_name":"Compression (physics)","level":2,"score":0.35929998755455017},{"id":"https://openalex.org/C49937458","wikidata":"https://www.wikidata.org/wiki/Q2599292","display_name":"Probabilistic logic","level":2,"score":0.34709998965263367},{"id":"https://openalex.org/C141842801","wikidata":"https://www.wikidata.org/wiki/Q363815","display_name":"Automatic test equipment","level":3,"score":0.3359000086784363},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.3125999867916107},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.31029999256134033},{"id":"https://openalex.org/C16910744","wikidata":"https://www.wikidata.org/wiki/Q7705759","display_name":"Test data","level":2,"score":0.3068999946117401},{"id":"https://openalex.org/C152745839","wikidata":"https://www.wikidata.org/wiki/Q5438153","display_name":"Fault detection and isolation","level":3,"score":0.3028999865055084},{"id":"https://openalex.org/C11017329","wikidata":"https://www.wikidata.org/wiki/Q7705763","display_name":"Test design","level":3,"score":0.29679998755455017},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.29660001397132874},{"id":"https://openalex.org/C19012869","wikidata":"https://www.wikidata.org/wiki/Q578372","display_name":"Response time","level":2,"score":0.2782999873161316},{"id":"https://openalex.org/C53942775","wikidata":"https://www.wikidata.org/wiki/Q1211721","display_name":"Code coverage","level":3,"score":0.2711000144481659},{"id":"https://openalex.org/C49654631","wikidata":"https://www.wikidata.org/wiki/Q746165","display_name":"Shift register","level":3,"score":0.26980000734329224},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.26930001378059387},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.26750001311302185},{"id":"https://openalex.org/C47446073","wikidata":"https://www.wikidata.org/wiki/Q5165890","display_name":"Control theory (sociology)","level":3,"score":0.2574000060558319},{"id":"https://openalex.org/C7166840","wikidata":"https://www.wikidata.org/wiki/Q1199682","display_name":"System testing","level":2,"score":0.2567000091075897},{"id":"https://openalex.org/C43214815","wikidata":"https://www.wikidata.org/wiki/Q7310987","display_name":"Reliability (semiconductor)","level":3,"score":0.2524000108242035},{"id":"https://openalex.org/C13625343","wikidata":"https://www.wikidata.org/wiki/Q7627418","display_name":"Stuck-at fault","level":4,"score":0.25130000710487366}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/itc-asia67627.2025.00017","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc-asia67627.2025.00017","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Test Conference in Asia (ITC-Asia)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":27,"referenced_works":["https://openalex.org/W1512118669","https://openalex.org/W1627397376","https://openalex.org/W1995880343","https://openalex.org/W2001290765","https://openalex.org/W2007678033","https://openalex.org/W2044427141","https://openalex.org/W2101900253","https://openalex.org/W2104884563","https://openalex.org/W2118512592","https://openalex.org/W2120960137","https://openalex.org/W2131432014","https://openalex.org/W2139009001","https://openalex.org/W2159056656","https://openalex.org/W2159810398","https://openalex.org/W2165030600","https://openalex.org/W2167346612","https://openalex.org/W2167571917","https://openalex.org/W2173124859","https://openalex.org/W2249693208","https://openalex.org/W2288330210","https://openalex.org/W2593572310","https://openalex.org/W2781558509","https://openalex.org/W2791898189","https://openalex.org/W3124468902","https://openalex.org/W4233616805","https://openalex.org/W4360930484","https://openalex.org/W4376643806"],"related_works":[],"abstract_inverted_index":{"A":[0,35,75],"new":[1,10,14,19,76,113],"test":[2,21,32,60,77,85,100],"compression":[3,101],"scheme":[4,23],"is":[5,38,80],"proposed":[6,39],"by":[7],"using":[8],"a":[9,13,18,27],"DFT":[11],"architecture,":[12],"gating":[15],"technique,":[16],"and":[17,87],"low-power":[20],"application":[22],"for":[24],"circuits":[25],"with":[26,54],"large":[28],"number":[29],"of":[30,44,68,111],"unknown":[31,49,59,70,84],"response":[33,78],"sources.":[34],"probabilistic":[36],"measure":[37],"to":[40,47,57,64,82,107],"analyze":[41],"the":[42,66,69,93,109,112],"potential":[43,56],"scan":[45,52],"flip-flops":[46,53],"capture":[48,58],"responses.":[50],"All":[51],"enough":[55],"responses":[61,86],"are":[62,105],"clustered":[63],"localize":[65],"effect":[67],"sources":[71],"on":[72],"fault":[73,89],"coverage.":[74],"compactor":[79],"presented":[81,106],"avoid":[83],"minimize":[88],"coverage":[90],"loss":[91],"in":[92],"software-defined":[94],"linear":[95],"feedback":[96],"shift-register":[97],"(SLFSR)":[98],"based":[99],"environment.":[102],"Experimental":[103],"results":[104],"show":[108],"effectiveness":[110],"method.":[114]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-02-25T00:00:00"}