{"id":"https://openalex.org/W7131258399","doi":"https://doi.org/10.1109/itc-asia67627.2025.00010","title":"A High-Precision Pre-Bond TSV Delay-Fault Detection Technique Using Digitally Controlled Delay Lines","display_name":"A High-Precision Pre-Bond TSV Delay-Fault Detection Technique Using Digitally Controlled Delay Lines","publication_year":2025,"publication_date":"2025-12-16","ids":{"openalex":"https://openalex.org/W7131258399","doi":"https://doi.org/10.1109/itc-asia67627.2025.00010"},"language":null,"primary_location":{"id":"doi:10.1109/itc-asia67627.2025.00010","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc-asia67627.2025.00010","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Test Conference in Asia (ITC-Asia)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5126690456","display_name":"Zhongyuan Liang","orcid":null},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Zhongyuan Liang","raw_affiliation_strings":["Hefei University of Technology,School of Microelectronics,Hefei,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hefei University of Technology,School of Microelectronics,Hefei,China","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126739861","display_name":"Huaguo Liang","orcid":null},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Huaguo Liang","raw_affiliation_strings":["Hefei University of Technology,School of Microelectronics,Hefei,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hefei University of Technology,School of Microelectronics,Hefei,China","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5126672413","display_name":"Weikun Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Weikun Chen","raw_affiliation_strings":["Hefei University of Technology,School of Computer and Information,Hefei,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hefei University of Technology,School of Computer and Information,Hefei,China","institution_ids":["https://openalex.org/I16365422"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5086354231","display_name":"Xin Dou","orcid":"https://orcid.org/0009-0008-8345-9904"},"institutions":[{"id":"https://openalex.org/I16365422","display_name":"Hefei University of Technology","ror":"https://ror.org/02czkny70","country_code":"CN","type":"education","lineage":["https://openalex.org/I16365422"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Xianrui Dou","raw_affiliation_strings":["Hefei University of Technology,School of Microelectronics,Hefei,China"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Hefei University of Technology,School of Microelectronics,Hefei,China","institution_ids":["https://openalex.org/I16365422"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I16365422"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.72756794,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"7","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.8034999966621399,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.8034999966621399,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.0869000032544136,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.0421999990940094,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/resistive-touchscreen","display_name":"Resistive touchscreen","score":0.6324999928474426},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.5842999815940857},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5766000151634216},{"id":"https://openalex.org/keywords/fabrication","display_name":"Fabrication","score":0.4765999913215637},{"id":"https://openalex.org/keywords/high-resolution","display_name":"High resolution","score":0.34689998626708984},{"id":"https://openalex.org/keywords/three-dimensional-integrated-circuit","display_name":"Three-dimensional integrated circuit","score":0.32839998602867126}],"concepts":[{"id":"https://openalex.org/C6899612","wikidata":"https://www.wikidata.org/wiki/Q852911","display_name":"Resistive touchscreen","level":2,"score":0.6324999928474426},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.5842999815940857},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5766000151634216},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5486000180244446},{"id":"https://openalex.org/C136525101","wikidata":"https://www.wikidata.org/wiki/Q5428139","display_name":"Fabrication","level":3,"score":0.4765999913215637},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.37770000100135803},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.36160001158714294},{"id":"https://openalex.org/C3020199158","wikidata":"https://www.wikidata.org/wiki/Q210521","display_name":"High resolution","level":2,"score":0.34689998626708984},{"id":"https://openalex.org/C59088047","wikidata":"https://www.wikidata.org/wiki/Q229370","display_name":"Three-dimensional integrated circuit","level":3,"score":0.32839998602867126},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.32330000400543213},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3046000003814697},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2685000002384186},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.26440000534057617},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.2628999948501587},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.26089999079704285},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.25360000133514404}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/itc-asia67627.2025.00010","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc-asia67627.2025.00010","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE International Test Conference in Asia (ITC-Asia)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320321001","display_name":"National Natural Science Foundation of China","ror":"https://ror.org/01h0zpd94"},{"id":"https://openalex.org/F4320321408","display_name":"Ministry of Education","ror":"https://ror.org/01p262204"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1994184480","https://openalex.org/W2013679798","https://openalex.org/W2137893918","https://openalex.org/W2525972444","https://openalex.org/W2794806694","https://openalex.org/W3144072891","https://openalex.org/W3172781433","https://openalex.org/W3200702695","https://openalex.org/W4390224134","https://openalex.org/W4392502206","https://openalex.org/W4399169454"],"related_works":[],"abstract_inverted_index":{"TSV":[0,30],"fabrication":[1],"in":[2],"3D":[3,18],"ICs":[4],"remains":[5],"immature,":[6],"causing":[7],"resistive":[8],"open-circuit":[9],"and":[10,21,38,63],"leakage":[11],"faults.":[12],"Pre-bond":[13],"testing":[14],"of":[15,46,59],"TSVs":[16],"improves":[17],"IC":[19],"yield":[20],"performance.":[22],"This":[23],"paper":[24],"proposes":[25],"a":[26,35,39,43],"fully":[27],"digital":[28],"pre-bond":[29],"delay-fault":[31],"detection":[32,58],"scheme":[33],"using":[34],"dual-stage":[36],"DCDL":[37],"Bang-Bang":[40],"Phase":[41],"Detector,":[42],"delayed":[44],"resolution":[45],"about":[47],"1.52":[48],"ps":[49],"was":[50],"achieved.":[51],"45":[52],"nm":[53],"CMOS":[54],"HSPICE":[55],"simulations":[56],"verify":[57],"Ropen\u2265":[60],"0.2":[61],"k\u03a9":[62],"Rleak\u2264":[64],"3.3":[65],"M\u03a9,":[66],"significantly":[67],"enhancing":[68],"accuracy.":[69]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2026-02-25T00:00:00"}