{"id":"https://openalex.org/W4402402579","doi":"https://doi.org/10.1109/itc-asia62534.2024.10661319","title":"A Fast Method for Constructing Phase Shifters to Reduce Wiring Conflicts","display_name":"A Fast Method for Constructing Phase Shifters to Reduce Wiring Conflicts","publication_year":2024,"publication_date":"2024-08-18","ids":{"openalex":"https://openalex.org/W4402402579","doi":"https://doi.org/10.1109/itc-asia62534.2024.10661319"},"language":"en","primary_location":{"id":"doi:10.1109/itc-asia62534.2024.10661319","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/itc-asia62534.2024.10661319","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Test Conference in Asia (ITC-Asia)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101492598","display_name":"Min Jin","orcid":"https://orcid.org/0000-0001-9317-0647"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":true,"raw_author_name":"Min Jin","raw_affiliation_strings":["Tsinghua University,School of Software,Beijing,China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Software,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5058310671","display_name":"Can Xiang","orcid":null},"institutions":[{"id":"https://openalex.org/I63371133","display_name":"Chongqing Jiaotong University","ror":"https://ror.org/01t001k65","country_code":"CN","type":"education","lineage":["https://openalex.org/I63371133"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Can Xiang","raw_affiliation_strings":["Chongqing Jiaotong University,Department of Data Engineering,Chongqing,China"],"affiliations":[{"raw_affiliation_string":"Chongqing Jiaotong University,Department of Data Engineering,Chongqing,China","institution_ids":["https://openalex.org/I63371133"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5060297065","display_name":"Dong Xiang","orcid":"https://orcid.org/0000-0002-5632-6355"},"institutions":[{"id":"https://openalex.org/I99065089","display_name":"Tsinghua University","ror":"https://ror.org/03cve4549","country_code":"CN","type":"education","lineage":["https://openalex.org/I99065089"]}],"countries":["CN"],"is_corresponding":false,"raw_author_name":"Dong Xiang","raw_affiliation_strings":["Tsinghua University,School of Software,Beijing,China"],"affiliations":[{"raw_affiliation_string":"Tsinghua University,School of Software,Beijing,China","institution_ids":["https://openalex.org/I99065089"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5101492598"],"corresponding_institution_ids":["https://openalex.org/I99065089"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.14655943,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9915000200271606,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5691790580749512},{"id":"https://openalex.org/keywords/phase","display_name":"Phase (matter)","score":0.5575597286224365},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3994828462600708},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3696001172065735},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22718089818954468},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.15062254667282104}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5691790580749512},{"id":"https://openalex.org/C44280652","wikidata":"https://www.wikidata.org/wiki/Q104837","display_name":"Phase (matter)","level":2,"score":0.5575597286224365},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3994828462600708},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3696001172065735},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22718089818954468},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.15062254667282104},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/itc-asia62534.2024.10661319","is_oa":false,"landing_page_url":"http://dx.doi.org/10.1109/itc-asia62534.2024.10661319","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2024 IEEE International Test Conference in Asia (ITC-Asia)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Climate action","id":"https://metadata.un.org/sdg/13","score":0.41999998688697815}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1595368737","https://openalex.org/W1849928240","https://openalex.org/W1993653991","https://openalex.org/W1999039453","https://openalex.org/W2099226121","https://openalex.org/W2101900253","https://openalex.org/W2147744228","https://openalex.org/W2523211787","https://openalex.org/W2696950654","https://openalex.org/W2781558509","https://openalex.org/W3033302799","https://openalex.org/W3125147644","https://openalex.org/W4376643806"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052","https://openalex.org/W2382290278","https://openalex.org/W4395014643"],"abstract_inverted_index":{"Logic":[0],"built-in":[1],"self-test":[2],"and":[3,37,63,103,132,161,204,218,249],"scan-based":[4],"testability":[5],"design":[6],"are":[7,19,247],"currently":[8],"the":[9,31,40,64,67,71,79,100,137,158,169,185,188,195,210,270],"mainstream":[10],"solutions":[11],"for":[12,215,243],"large-scale":[13],"integrated":[14],"circuit":[15,246],"testing.":[16,44],"Phase":[17],"shifters":[18,88],"widely":[20],"used":[21],"in":[22],"these":[23],"testing":[24,80],"schemes":[25],"because":[26],"they":[27,116],"can":[28],"greatly":[29,156],"improve":[30,39],"driving":[32],"ability":[33],"of":[34,43,50,55,59,66,70,86,105,164,191,194],"test":[35,206,212,245],"inputs":[36],"significantly":[38],"fault":[41,213],"coverage":[42,214],"A":[45],"phase":[46,72,87,125,165,196,232,239,256,271],"shifter":[47,73,126,166,233,240,257,272],"is":[48,181],"composed":[49],"an":[51],"XOR":[52,61],"network":[53],"consisting":[54],"a":[56,75,124,153,172,231],"certain":[57],"number":[58],"multi-input":[60],"gates,":[62],"correlation":[65,186],"output":[68,189],"sequence":[69],"has":[74,89],"significant":[76],"impact":[77],"on":[78,130,147,251],"performance.":[81],"The":[82,238,255],"classic":[83],"constructing":[84,127],"method":[85,128,222,261],"problems":[90],"such":[91],"as":[92,148,150],"long":[93],"running":[94,227],"time,":[95,171],"easy":[96],"wiring":[97,162,267],"conflicts":[98],"during":[99],"actual":[101],"synthesis":[102],"implementation":[104],"final":[106],"circuits.":[107],"Therefore,":[108],"when":[109],"encountering":[110],"designs":[111],"with":[112,178],"large":[113],"scanning":[114],"units,":[115],"often":[117],"face":[118],"great":[119],"difficulties.":[120],"This":[121],"article":[122],"proposes":[123],"based":[129],"grouping":[131],"random":[133,179],"fan-in,":[134],"which":[135],"controls":[136],"register":[138,176],"units":[139],"that":[140],"each":[141,244],"scan":[142],"chain":[143],"excitation":[144],"input":[145],"depends":[146],"much":[149],"possible":[151],"within":[152],"local":[154],"range,":[155],"reducing":[157],"computational":[159],"time":[160,228],"difficulty":[163],"construction.":[167],"At":[168],"same":[170,211],"linear":[173],"feedback":[174],"shift":[175],"bit":[177],"fan-in":[180],"introduced":[182],"to":[183,229,235],"reduce":[184],"between":[187],"sequences":[190],"adjacent":[192],"ports":[193],"shifter.":[197],"Using":[198],"partial":[199],"IWLS":[200],"2005":[201],"benchmark":[202],"circuits":[203],"OpenCores":[205],"circuits,":[207],"while":[208],"ensuring":[209],"stuck-at":[216],"faults":[217],"transition":[219],"faults,":[220],"this":[221,260],"reduces":[223],"more":[224,263],"than":[225,264,269],"30%":[226],"construct":[230],"compared":[234],"classical":[236,275],"methods.":[237,276],"structures":[241],"constructed":[242,258,273],"synthesized":[248],"implemented":[250],"Xilinx\u2019s":[252],"XC7V690T":[253],"FPGA.":[254],"by":[259,274],"consumes":[262],"20%":[265],"less":[266],"resources":[268]},"counts_by_year":[],"updated_date":"2025-12-27T23:08:20.325037","created_date":"2025-10-10T00:00:00"}