{"id":"https://openalex.org/W4388117110","doi":"https://doi.org/10.1109/itc-asia58802.2023.10301177","title":"Self-Sufficient Clock Jitter Measurement Methodology Using Dithering-Based Calibration","display_name":"Self-Sufficient Clock Jitter Measurement Methodology Using Dithering-Based Calibration","publication_year":2023,"publication_date":"2023-09-12","ids":{"openalex":"https://openalex.org/W4388117110","doi":"https://doi.org/10.1109/itc-asia58802.2023.10301177"},"language":"en","primary_location":{"id":"doi:10.1109/itc-asia58802.2023.10301177","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc-asia58802.2023.10301177","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Test Conference in Asia (ITC-Asia)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100672063","display_name":"Yi\u2010Hsuan Lee","orcid":"https://orcid.org/0000-0002-3213-827X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Yi-Hsuan Lee","raw_affiliation_strings":["National Tsing Hua University,Electrical Engineering Department,Taiwan","Electrical Engineering Department, National Tsing Hua University, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Tsing Hua University,Electrical Engineering Department,Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Electrical Engineering Department, National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100743982","display_name":"Wei-Hao Chen","orcid":"https://orcid.org/0000-0002-1337-0137"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Wei-Hao Chen","raw_affiliation_strings":["National Tsing Hua University,Electrical Engineering Department,Taiwan","Electrical Engineering Department, National Tsing Hua University, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Tsing Hua University,Electrical Engineering Department,Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Electrical Engineering Department, National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085636078","display_name":"Shi\u2010Yu Huang","orcid":"https://orcid.org/0000-0002-3721-987X"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Shi-Yu Huang","raw_affiliation_strings":["National Tsing Hua University,Electrical Engineering Department,Taiwan","Electrical Engineering Department, National Tsing Hua University, Taiwan"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Tsing Hua University,Electrical Engineering Department,Taiwan","institution_ids":["https://openalex.org/I25846049"]},{"raw_affiliation_string":"Electrical Engineering Department, National Tsing Hua University, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.996399998664856,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/jitter","display_name":"Jitter","score":0.9045677185058594},{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.6993566751480103},{"id":"https://openalex.org/keywords/dither","display_name":"Dither","score":0.6930996179580688},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6700776219367981},{"id":"https://openalex.org/keywords/digital-clock-manager","display_name":"Digital clock manager","score":0.6436924934387207},{"id":"https://openalex.org/keywords/cpu-multiplier","display_name":"CPU multiplier","score":0.6354849338531494},{"id":"https://openalex.org/keywords/clock-domain-crossing","display_name":"Clock domain crossing","score":0.6111934185028076},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.5549896359443665},{"id":"https://openalex.org/keywords/clock-synchronization","display_name":"Clock synchronization","score":0.5317593812942505},{"id":"https://openalex.org/keywords/clock-skew","display_name":"Clock skew","score":0.4718256890773773},{"id":"https://openalex.org/keywords/performance-metric","display_name":"Performance metric","score":0.4374420940876007},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.43367883563041687},{"id":"https://openalex.org/keywords/quantization","display_name":"Quantization (signal processing)","score":0.4286743402481079},{"id":"https://openalex.org/keywords/clock-signal","display_name":"Clock signal","score":0.3442996144294739},{"id":"https://openalex.org/keywords/synchronous-circuit","display_name":"Synchronous circuit","score":0.26087629795074463},{"id":"https://openalex.org/keywords/synchronization","display_name":"Synchronization (alternating current)","score":0.22199589014053345},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.19094523787498474},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.13240176439285278},{"id":"https://openalex.org/keywords/bandwidth","display_name":"Bandwidth (computing)","score":0.11054864525794983},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07827609777450562}],"concepts":[{"id":"https://openalex.org/C134652429","wikidata":"https://www.wikidata.org/wiki/Q1052698","display_name":"Jitter","level":2,"score":0.9045677185058594},{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.6993566751480103},{"id":"https://openalex.org/C70451592","wikidata":"https://www.wikidata.org/wiki/Q376493","display_name":"Dither","level":3,"score":0.6930996179580688},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6700776219367981},{"id":"https://openalex.org/C113074038","wikidata":"https://www.wikidata.org/wiki/Q5276052","display_name":"Digital clock manager","level":5,"score":0.6436924934387207},{"id":"https://openalex.org/C125576049","wikidata":"https://www.wikidata.org/wiki/Q2246273","display_name":"CPU multiplier","level":5,"score":0.6354849338531494},{"id":"https://openalex.org/C127204226","wikidata":"https://www.wikidata.org/wiki/Q5134799","display_name":"Clock domain crossing","level":5,"score":0.6111934185028076},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.5549896359443665},{"id":"https://openalex.org/C129891060","wikidata":"https://www.wikidata.org/wiki/Q1513059","display_name":"Clock synchronization","level":4,"score":0.5317593812942505},{"id":"https://openalex.org/C60501442","wikidata":"https://www.wikidata.org/wiki/Q4382014","display_name":"Clock skew","level":4,"score":0.4718256890773773},{"id":"https://openalex.org/C2780898871","wikidata":"https://www.wikidata.org/wiki/Q860554","display_name":"Performance metric","level":2,"score":0.4374420940876007},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.43367883563041687},{"id":"https://openalex.org/C28855332","wikidata":"https://www.wikidata.org/wiki/Q198099","display_name":"Quantization (signal processing)","level":2,"score":0.4286743402481079},{"id":"https://openalex.org/C137059387","wikidata":"https://www.wikidata.org/wiki/Q426882","display_name":"Clock signal","level":3,"score":0.3442996144294739},{"id":"https://openalex.org/C42196554","wikidata":"https://www.wikidata.org/wiki/Q1186179","display_name":"Synchronous circuit","level":4,"score":0.26087629795074463},{"id":"https://openalex.org/C2778562939","wikidata":"https://www.wikidata.org/wiki/Q1298791","display_name":"Synchronization (alternating current)","level":3,"score":0.22199589014053345},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.19094523787498474},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.13240176439285278},{"id":"https://openalex.org/C2776257435","wikidata":"https://www.wikidata.org/wiki/Q1576430","display_name":"Bandwidth (computing)","level":2,"score":0.11054864525794983},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07827609777450562},{"id":"https://openalex.org/C127162648","wikidata":"https://www.wikidata.org/wiki/Q16858953","display_name":"Channel (broadcasting)","level":2,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C187736073","wikidata":"https://www.wikidata.org/wiki/Q2920921","display_name":"Management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/itc-asia58802.2023.10301177","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc-asia58802.2023.10301177","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Test Conference in Asia (ITC-Asia)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1560523649","https://openalex.org/W2062819218","https://openalex.org/W2078267331","https://openalex.org/W2105513396","https://openalex.org/W2108636921","https://openalex.org/W2141963277","https://openalex.org/W2145873744","https://openalex.org/W2159971659","https://openalex.org/W2162231736","https://openalex.org/W2918852515","https://openalex.org/W3020904474","https://openalex.org/W3123493989","https://openalex.org/W6633520035"],"related_works":["https://openalex.org/W3006003651","https://openalex.org/W2088914741","https://openalex.org/W4247180033","https://openalex.org/W2040807843","https://openalex.org/W2107880456","https://openalex.org/W2559451387","https://openalex.org/W2161776375","https://openalex.org/W4249038728","https://openalex.org/W4247089581","https://openalex.org/W2090213929"],"abstract_inverted_index":{"For":[0,85],"a":[1,76,86,90,102],"Phase-Locked":[2],"Loop":[3],"(PLL),":[4],"the":[5,37,47,94],"variation":[6],"of":[7,36,46],"its":[8],"output":[9],"clock":[10,15,25,38,67],"cycle":[11,39],"time":[12],"known":[13],"as":[14,62,69],"jitter":[16,26,52],"is":[17,28,101],"an":[18],"important":[19],"performance":[20],"metric.":[21],"A":[22],"complete":[23],"online":[24],"measurement":[27],"often":[29],"performed":[30],"in":[31,54],"two":[32],"stages":[33],"\u2013":[34],"quantization":[35],"times":[40],"into":[41,50],"digital":[42,48],"codes,":[43],"and":[44],"calibration":[45],"codes":[49],"absolute":[51],"information":[53],"pico-seconds.":[55],"The":[56],"latter":[57],"stage":[58],"could":[59],"be":[60],"challenging":[61],"it":[63],"requires":[64],"accurate":[65],"training":[66],"signals":[68],"references.":[70],"In":[71],"this":[72,81,100],"article,":[73],"we":[74],"propose":[75],"dithering-based":[77],"scheme":[78],"to":[79],"resolve":[80],"issue":[82],"with":[83],"ease.":[84],"cell-based":[87],"PLL":[88],"using":[89],"90nm":[91],"CMOS":[92],"process,":[93],"post-layout":[95],"transistor-level":[96],"simulation":[97],"supports":[98],"that":[99],"simple":[103],"yet":[104],"effective":[105],"method.":[106]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}