{"id":"https://openalex.org/W4388117366","doi":"https://doi.org/10.1109/itc-asia58802.2023.10301176","title":"Design of Single Node Upset Resilient Latch for Low Power, Low Cost and Highly Robust Applications","display_name":"Design of Single Node Upset Resilient Latch for Low Power, Low Cost and Highly Robust Applications","publication_year":2023,"publication_date":"2023-09-12","ids":{"openalex":"https://openalex.org/W4388117366","doi":"https://doi.org/10.1109/itc-asia58802.2023.10301176"},"language":"en","primary_location":{"id":"doi:10.1109/itc-asia58802.2023.10301176","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc-asia58802.2023.10301176","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Test Conference in Asia (ITC-Asia)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5113035232","display_name":"Anwesh Kumar Samal","orcid":null},"institutions":[{"id":"https://openalex.org/I16292982","display_name":"National Institute of Technology Rourkela","ror":"https://ror.org/011gmn932","country_code":"IN","type":"education","lineage":["https://openalex.org/I16292982"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Anwesh Kumar Samal","raw_affiliation_strings":["National Institute of Technology Rourkela,Department of Electronics and Communication Engineering,Rourkela,India","Department of Electronics and Communication Engineering, National Institute of Technology Rourkela, Rourkela, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Institute of Technology Rourkela,Department of Electronics and Communication Engineering,Rourkela,India","institution_ids":["https://openalex.org/I16292982"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Rourkela, Rourkela, India","institution_ids":["https://openalex.org/I16292982"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5101522862","display_name":"Sandeep Kumar","orcid":"https://orcid.org/0000-0002-1342-7658"},"institutions":[{"id":"https://openalex.org/I16292982","display_name":"National Institute of Technology Rourkela","ror":"https://ror.org/011gmn932","country_code":"IN","type":"education","lineage":["https://openalex.org/I16292982"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sandeep Kumar","raw_affiliation_strings":["National Institute of Technology Rourkela,Department of Electronics and Communication Engineering,Rourkela,India","Department of Electronics and Communication Engineering, National Institute of Technology Rourkela, Rourkela, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Institute of Technology Rourkela,Department of Electronics and Communication Engineering,Rourkela,India","institution_ids":["https://openalex.org/I16292982"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Rourkela, Rourkela, India","institution_ids":["https://openalex.org/I16292982"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5070724857","display_name":"Atin Mukherjee","orcid":"https://orcid.org/0000-0002-5887-3563"},"institutions":[{"id":"https://openalex.org/I16292982","display_name":"National Institute of Technology Rourkela","ror":"https://ror.org/011gmn932","country_code":"IN","type":"education","lineage":["https://openalex.org/I16292982"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Atin Mukherjee","raw_affiliation_strings":["National Institute of Technology Rourkela,Department of Electronics and Communication Engineering,Rourkela,India","Department of Electronics and Communication Engineering, National Institute of Technology Rourkela, Rourkela, India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"National Institute of Technology Rourkela,Department of Electronics and Communication Engineering,Rourkela,India","institution_ids":["https://openalex.org/I16292982"]},{"raw_affiliation_string":"Department of Electronics and Communication Engineering, National Institute of Technology Rourkela, Rourkela, India","institution_ids":["https://openalex.org/I16292982"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I16292982"],"apc_list":null,"apc_paid":null,"fwci":0.3484,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.58479964,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/single-event-upset","display_name":"Single event upset","score":0.7707773447036743},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.7650747299194336},{"id":"https://openalex.org/keywords/soft-error","display_name":"Soft error","score":0.7557978630065918},{"id":"https://openalex.org/keywords/node","display_name":"Node (physics)","score":0.6773452162742615},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6620112061500549},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6102071404457092},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.6100431084632874},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.5985569357872009},{"id":"https://openalex.org/keywords/upset","display_name":"Upset","score":0.598308265209198},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5559508800506592},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4349375069141388},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41158172488212585},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.4034580588340759},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3811799883842468},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.33100950717926025},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.2706921696662903},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.25012117624282837},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.24965137243270874},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.23432812094688416},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.1420360803604126}],"concepts":[{"id":"https://openalex.org/C2780073065","wikidata":"https://www.wikidata.org/wiki/Q1476733","display_name":"Single event upset","level":3,"score":0.7707773447036743},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.7650747299194336},{"id":"https://openalex.org/C154474529","wikidata":"https://www.wikidata.org/wiki/Q1658917","display_name":"Soft error","level":2,"score":0.7557978630065918},{"id":"https://openalex.org/C62611344","wikidata":"https://www.wikidata.org/wiki/Q1062658","display_name":"Node (physics)","level":2,"score":0.6773452162742615},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6620112061500549},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6102071404457092},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.6100431084632874},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.5985569357872009},{"id":"https://openalex.org/C2778002589","wikidata":"https://www.wikidata.org/wiki/Q2406791","display_name":"Upset","level":2,"score":0.598308265209198},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5559508800506592},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4349375069141388},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41158172488212585},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.4034580588340759},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3811799883842468},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.33100950717926025},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.2706921696662903},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.25012117624282837},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.24965137243270874},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.23432812094688416},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.1420360803604126},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C66938386","wikidata":"https://www.wikidata.org/wiki/Q633538","display_name":"Structural engineering","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/itc-asia58802.2023.10301176","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc-asia58802.2023.10301176","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE International Test Conference in Asia (ITC-Asia)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1485092273","https://openalex.org/W1980433502","https://openalex.org/W2093095207","https://openalex.org/W2143279430","https://openalex.org/W2277435279","https://openalex.org/W2443429837","https://openalex.org/W2908947028","https://openalex.org/W2918648800","https://openalex.org/W3199363867","https://openalex.org/W3209966609","https://openalex.org/W4308544387"],"related_works":["https://openalex.org/W2102538861","https://openalex.org/W1523508240","https://openalex.org/W2622269177","https://openalex.org/W2086616086","https://openalex.org/W2978528242","https://openalex.org/W2165400042","https://openalex.org/W2160088500","https://openalex.org/W3208260600","https://openalex.org/W2081303028","https://openalex.org/W2012451149"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,28],"soft":[4],"error-resilient":[5],"latch":[6,21,70,93],"(SERL),":[7],"which":[8],"is":[9,46],"capable":[10],"of":[11,13,53,85],"self-recovering":[12],"all":[14,52],"possible":[15],"single":[16],"event":[17],"upsets":[18],"(SEU).":[19],"The":[20,91],"mainly":[22],"uses":[23],"two":[24],"1-output":[25],"C-elements":[26],"and":[27,57,76,79,105],"2-output":[29],"C-element":[30],"to":[31,49,62,110],"create":[32],"interlocked":[33],"feedback":[34],"loops.":[35],"Simulation":[36],"results":[37],"from":[38,51],"Mentor":[39],"Graphics":[40],"T-SPICE":[41],"show":[42],"that":[43],"proposed":[44,69,92],"SERL":[45],"complete":[47],"resilient":[48,66,113],"SEU":[50,65],"its":[54],"internal":[55],"nodes":[56],"the":[58,63,68,72,80],"output":[59],"node.":[60],"Compared":[61],"existing":[64,112],"latches,":[67],"shows":[71],"least":[73],"power":[74,86],"dissipation":[75],"area":[77,88],"overhead,":[78],"lowest":[81],"cost":[82],"in":[83,108],"terms":[84],"delay":[87,104],"product":[89],"(PDAP).":[90],"saves":[94],"on":[95],"average":[96],"approximately":[97],"24.29%":[98],"power,":[99],"10.24%":[100],"area,":[101],"improves":[102],"12%":[103],"40%":[106],"PDAP":[107],"comparision":[109],"other":[111],"latches.":[114]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}