{"id":"https://openalex.org/W2767945915","doi":"https://doi.org/10.1109/itc-asia.2017.8097123","title":"Adapting an industrial memory BIST solution for testing CAMs","display_name":"Adapting an industrial memory BIST solution for testing CAMs","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2767945915","doi":"https://doi.org/10.1109/itc-asia.2017.8097123","mag":"2767945915"},"language":"en","primary_location":{"id":"doi:10.1109/itc-asia.2017.8097123","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc-asia.2017.8097123","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Test Conference in Asia (ITC-Asia)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5038478947","display_name":"Jais Abraham","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Jais Abraham","raw_affiliation_strings":["Intel, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Intel, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112131790","display_name":"Uttam Garg","orcid":null},"institutions":[{"id":"https://openalex.org/I4210146682","display_name":"Intel (India)","ror":"https://ror.org/04f2n1245","country_code":"IN","type":"company","lineage":["https://openalex.org/I1343180700","https://openalex.org/I4210146682"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Uttam Garg","raw_affiliation_strings":["Intel, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"Intel, Bangalore, India","institution_ids":["https://openalex.org/I4210146682"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006557067","display_name":"Glenn Colon-Bonet","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Glenn Colon-Bonet","raw_affiliation_strings":["Intel, Fort Collins, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Fort Collins, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5065392911","display_name":"Ramesh Kumar Sharma","orcid":"https://orcid.org/0000-0001-6078-4714"},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ramesh Sharma","raw_affiliation_strings":["Intel, Santa Clara, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111948548","display_name":"Chennian Di","orcid":null},"institutions":[{"id":"https://openalex.org/I1343180700","display_name":"Intel (United States)","ror":"https://ror.org/01ek73717","country_code":"US","type":"company","lineage":["https://openalex.org/I1343180700"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Chennian Di","raw_affiliation_strings":["Intel, Santa Clara, USA"],"affiliations":[{"raw_affiliation_string":"Intel, Santa Clara, USA","institution_ids":["https://openalex.org/I1343180700"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080636005","display_name":"Benoit Nadeau-Dostie","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Benoit Nadeau-Dostie","raw_affiliation_strings":["Mentor Graphics, Canada"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, Canada","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105345852","display_name":"\u00c9tienne Racine","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Etienne Racine","raw_affiliation_strings":["Mentor Graphics, Canada"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, Canada","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5019406427","display_name":"Martin Keim","orcid":"https://orcid.org/0000-0002-0029-135X"},"institutions":[{"id":"https://openalex.org/I4210156212","display_name":"Mentor Technologies","ror":"https://ror.org/05vewsj04","country_code":"US","type":"other","lineage":["https://openalex.org/I4210156212"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Martin Keim","raw_affiliation_strings":["Mentor Graphics, USA"],"affiliations":[{"raw_affiliation_string":"Mentor Graphics, USA","institution_ids":["https://openalex.org/I4210156212"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":8,"corresponding_author_ids":["https://openalex.org/A5038478947"],"corresponding_institution_ids":["https://openalex.org/I4210146682"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.16954399,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":93},"biblio":{"volume":"3","issue":null,"first_page":"112","last_page":"117"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12326","display_name":"Network Packet Processing and Optimization","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11181","display_name":"Advanced Data Storage Technologies","score":0.9811000227928162,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.7052009105682373},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6888341903686523},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6335477828979492},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.49950504302978516},{"id":"https://openalex.org/keywords/implementation","display_name":"Implementation","score":0.498091459274292},{"id":"https://openalex.org/keywords/comparator","display_name":"Comparator","score":0.4931570887565613},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3374723792076111},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.22283703088760376},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09589219093322754},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.0745718777179718},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.07287344336509705}],"concepts":[{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.7052009105682373},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6888341903686523},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6335477828979492},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.49950504302978516},{"id":"https://openalex.org/C26713055","wikidata":"https://www.wikidata.org/wiki/Q245962","display_name":"Implementation","level":2,"score":0.498091459274292},{"id":"https://openalex.org/C155745195","wikidata":"https://www.wikidata.org/wiki/Q1164179","display_name":"Comparator","level":3,"score":0.4931570887565613},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3374723792076111},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.22283703088760376},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09589219093322754},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0745718777179718},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.07287344336509705}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/itc-asia.2017.8097123","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc-asia.2017.8097123","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Test Conference in Asia (ITC-Asia)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.4399999976158142}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W1501909045","https://openalex.org/W1977602574","https://openalex.org/W2062143991","https://openalex.org/W2071871891","https://openalex.org/W2112449819","https://openalex.org/W2116954018","https://openalex.org/W2162736794","https://openalex.org/W2164745369","https://openalex.org/W2181480391","https://openalex.org/W2183933651","https://openalex.org/W6686091554"],"related_works":["https://openalex.org/W2034349229","https://openalex.org/W3004219868","https://openalex.org/W4366783034","https://openalex.org/W1972415042","https://openalex.org/W4313221225","https://openalex.org/W2150642609","https://openalex.org/W2005410346","https://openalex.org/W2189390720","https://openalex.org/W4306816370","https://openalex.org/W4213179174"],"abstract_inverted_index":{"Content":[0],"Addressable":[1],"Memories":[2],"(CAMs)":[3],"have":[4],"found":[5],"widespread":[6],"use":[7],"in":[8,18,38],"applications":[9],"that":[10],"require":[11],"high":[12],"speed":[13],"search":[14],"capabilities.":[15],"Each":[16],"cell":[17],"the":[19,34,39,63,84],"CAM":[20,40,64],"array":[21],"is":[22],"associated":[23],"with":[24,59],"a":[25,29],"storage":[26],"unit":[27],"and":[28,71],"comparator":[30],"logic.":[31],"Due":[32],"to":[33,62,75,82],"various":[35],"customized":[36],"features":[37],"implementations,":[41],"creation":[42],"of":[43],"an":[44,67],"automated":[45],"BIST":[46,69],"solution":[47,70],"for":[48],"testing":[49],"them":[50],"has":[51],"presented":[52],"unique":[53],"challenges.":[54],"This":[55],"paper":[56],"shows":[57],"that,":[58],"suitable":[60],"modifications":[61],"test":[65,76,83],"collar,":[66],"existing":[68],"flow":[72],"traditionally":[73],"used":[74,81],"embedded":[77],"SRAMs":[78],"can":[79],"be":[80],"CAMs.":[85]},"counts_by_year":[{"year":2021,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}