{"id":"https://openalex.org/W2767970036","doi":"https://doi.org/10.1109/itc-asia.2017.8097105","title":"Cell-aware test generation time reduction by using switch-level ATPG","display_name":"Cell-aware test generation time reduction by using switch-level ATPG","publication_year":2017,"publication_date":"2017-09-01","ids":{"openalex":"https://openalex.org/W2767970036","doi":"https://doi.org/10.1109/itc-asia.2017.8097105","mag":"2767970036"},"language":"en","primary_location":{"id":"doi:10.1109/itc-asia.2017.8097105","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc-asia.2017.8097105","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Test Conference in Asia (ITC-Asia)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016515404","display_name":"Po-Yao Chuang","orcid":"https://orcid.org/0000-0001-7325-8836"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":true,"raw_author_name":"Po-Yao Chuang","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075548524","display_name":"Cheng\u2010Wen Wu","orcid":"https://orcid.org/0000-0001-8614-7908"},"institutions":[{"id":"https://openalex.org/I25846049","display_name":"National Tsing Hua University","ror":"https://ror.org/00zdnkx70","country_code":"TW","type":"education","lineage":["https://openalex.org/I25846049"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Cheng-Wen Wu","raw_affiliation_strings":["Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, National Tsing Hua University, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I25846049"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061954449","display_name":"Harry H. Chen","orcid":null},"institutions":[{"id":"https://openalex.org/I4210148979","display_name":"MediaTek (Taiwan)","ror":"https://ror.org/05g9jck81","country_code":"TW","type":"company","lineage":["https://openalex.org/I4210148979"]}],"countries":["TW"],"is_corresponding":false,"raw_author_name":"Harry H. Chen","raw_affiliation_strings":["Central Engineering, MediaTek Inc, Hsinchu, Taiwan"],"affiliations":[{"raw_affiliation_string":"Central Engineering, MediaTek Inc, Hsinchu, Taiwan","institution_ids":["https://openalex.org/I4210148979"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5016515404"],"corresponding_institution_ids":["https://openalex.org/I25846049"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.16966306,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"27","last_page":"32"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.965709924697876},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.637925386428833},{"id":"https://openalex.org/keywords/fault-coverage","display_name":"Fault coverage","score":0.5584092736244202},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5332871079444885},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5032920241355896},{"id":"https://openalex.org/keywords/path","display_name":"Path (computing)","score":0.4862424433231354},{"id":"https://openalex.org/keywords/test-compression","display_name":"Test compression","score":0.4662114083766937},{"id":"https://openalex.org/keywords/fault","display_name":"Fault (geology)","score":0.4493737518787384},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.44392505288124084},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.440367728471756},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.38150104880332947},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.36052489280700684},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.32954972982406616},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2888413071632385},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2867782413959503},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2078491449356079},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11974835395812988},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10337233543395996}],"concepts":[{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.965709924697876},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.637925386428833},{"id":"https://openalex.org/C126953365","wikidata":"https://www.wikidata.org/wiki/Q5438152","display_name":"Fault coverage","level":3,"score":0.5584092736244202},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5332871079444885},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5032920241355896},{"id":"https://openalex.org/C2777735758","wikidata":"https://www.wikidata.org/wiki/Q817765","display_name":"Path (computing)","level":2,"score":0.4862424433231354},{"id":"https://openalex.org/C29652920","wikidata":"https://www.wikidata.org/wiki/Q7705757","display_name":"Test compression","level":4,"score":0.4662114083766937},{"id":"https://openalex.org/C175551986","wikidata":"https://www.wikidata.org/wiki/Q47089","display_name":"Fault (geology)","level":2,"score":0.4493737518787384},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.44392505288124084},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.440367728471756},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.38150104880332947},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.36052489280700684},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.32954972982406616},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2888413071632385},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2867782413959503},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2078491449356079},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11974835395812988},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10337233543395996},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C165205528","wikidata":"https://www.wikidata.org/wiki/Q83371","display_name":"Seismology","level":1,"score":0.0},{"id":"https://openalex.org/C127313418","wikidata":"https://www.wikidata.org/wiki/Q1069","display_name":"Geology","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/itc-asia.2017.8097105","is_oa":false,"landing_page_url":"https://doi.org/10.1109/itc-asia.2017.8097105","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2017 International Test Conference in Asia (ITC-Asia)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5099999904632568,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W3849209","https://openalex.org/W192757576","https://openalex.org/W2008990681","https://openalex.org/W2034030717","https://openalex.org/W2059454390","https://openalex.org/W2102556246","https://openalex.org/W2124692465","https://openalex.org/W2149107969","https://openalex.org/W2564408197","https://openalex.org/W2564566827","https://openalex.org/W6600146118","https://openalex.org/W6675373693"],"related_works":["https://openalex.org/W2786111245","https://openalex.org/W3009953521","https://openalex.org/W4285708951","https://openalex.org/W1991935474","https://openalex.org/W2021253405","https://openalex.org/W2091533492","https://openalex.org/W2323083271","https://openalex.org/W2802691720","https://openalex.org/W2940545572","https://openalex.org/W2098752843"],"abstract_inverted_index":{"In":[0,26],"this":[1,51],"paper,":[2],"we":[3,54,80,138,159],"propose":[4,81,139],"an":[5,82],"efficient":[6],"test":[7,20,38,67],"flow":[8],"for":[9,18,96,142],"Cell-Aware":[10],"Test":[11],"(CAT)":[12],"to":[13,35,84,119,129,150],"drastically":[14],"reduce":[15,193],"the":[16,23,28,70,90,99,104,111,124,134,152,161,194],"time":[17,47,163,196],"CAT-enhanced":[19],"generation":[21,78,145],"at":[22],"cell":[24,183],"level.":[25],"CAT,":[27],"detail":[29],"transistor-level":[30],"circuit":[31,166],"simulation":[32,162,167,195],"is":[33,107,117,175],"used":[34,93],"find":[36,120],"appropriate":[37],"patterns":[39,68],"and":[40,59,113,168],"it":[41,63,116,186],"has":[42],"been":[43],"considered":[44],"as":[45],"very":[46],"consuming.":[48],"To":[49],"solve":[50],"problem,":[52],"first,":[53],"exploit":[55],"Switch-Level":[56],"ATPG":[57,106],"(SL-ATPG)":[58],"experimentally":[60],"show":[61],"that":[62,103,188],"can":[64,191],"efficiently":[65],"generate":[66],"in":[69,94,98,171],"CAT":[71],"flow.":[72],"Second,":[73],"based":[74,109,176],"on":[75,110,177],"layout-oriented":[76],"defect":[77],"method,":[79],"algorithm":[83],"automatically":[85],"inject":[86],"those":[87],"defects":[88,126],"into":[89],"switching":[91],"network":[92],"SL-ATPG,":[95],"cells":[97],"library.":[100,184],"Third,":[101],"note":[102],"traditional":[105],"primarily":[108],"stuck-at-fault":[112],"transition-fault":[114],"models,":[115],"difficult":[118],"small-delay":[121],"faults.":[122],"However,":[123],"same":[125],"are":[127,148],"likely":[128],"be":[130],"detected":[131],"by":[132,197],"observing":[133],"short-circuit":[135,156],"current,":[136],"so":[137],"current-based":[140],"checks":[141],"a":[143,155,178],"pattern":[144],"method":[146,190],"which":[147],"able":[149],"detect":[151],"existence":[153],"of":[154,164,169],"path.":[157],"Finally,":[158],"compare":[160],"detailed":[165],"SL-ATPG":[170,189],"CAT.":[172],"The":[173],"experiment":[174],"commercial":[179],"180nm":[180],"CMOS":[181],"standard":[182],"Moreover,":[185],"shows":[187],"successfully":[192],"about":[198],"403X.":[199]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":3},{"year":2021,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}