{"id":"https://openalex.org/W4413755384","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130350","title":"Accelerating Layout Automation Using AI-Driven Smart Routing for Custom Circuit Design","display_name":"Accelerating Layout Automation Using AI-Driven Smart Routing for Custom Circuit Design","publication_year":2025,"publication_date":"2025-07-06","ids":{"openalex":"https://openalex.org/W4413755384","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130350"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi65124.2025.11130350","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130350","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5001971440","display_name":"Ava Hedayatipour","orcid":"https://orcid.org/0000-0003-1034-3616"},"institutions":[{"id":"https://openalex.org/I59897056","display_name":"California State University, Long Beach","ror":"https://ror.org/0080fxk18","country_code":"US","type":"education","lineage":["https://openalex.org/I59897056"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Ava Hedayatipour","raw_affiliation_strings":["California State University,Long Beach,USA"],"affiliations":[{"raw_affiliation_string":"California State University,Long Beach,USA","institution_ids":["https://openalex.org/I59897056"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5119450569","display_name":"Pouya Motakef","orcid":null},"institutions":[{"id":"https://openalex.org/I4210113968","display_name":"Mars (United States)","ror":"https://ror.org/028vrr082","country_code":"US","type":"company","lineage":["https://openalex.org/I4210113968"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Pouya Motakef","raw_affiliation_strings":["XMIZE LLC,McLean,Virginia,USA"],"affiliations":[{"raw_affiliation_string":"XMIZE LLC,McLean,Virginia,USA","institution_ids":["https://openalex.org/I4210113968"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5001971440"],"corresponding_institution_ids":["https://openalex.org/I59897056"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.37020684,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T12782","display_name":"Assembly Line Balancing Optimization","score":0.9666000008583069,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T12782","display_name":"Assembly Line Balancing Optimization","score":0.9666000008583069,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11814","display_name":"Advanced Manufacturing and Logistics Optimization","score":0.947700023651123,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11159","display_name":"Manufacturing Process and Optimization","score":0.9208999872207642,"subfield":{"id":"https://openalex.org/subfields/2209","display_name":"Industrial and Manufacturing Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.7409186363220215},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6932855844497681},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.6753787398338318},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6689873337745667},{"id":"https://openalex.org/keywords/automation","display_name":"Automation","score":0.6261743903160095},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.5546275973320007},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.47574564814567566},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4536934494972229},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.4111473560333252},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.24548083543777466},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.21100881695747375},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.15855491161346436}],"concepts":[{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.7409186363220215},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6932855844497681},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.6753787398338318},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6689873337745667},{"id":"https://openalex.org/C115901376","wikidata":"https://www.wikidata.org/wiki/Q184199","display_name":"Automation","level":2,"score":0.6261743903160095},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.5546275973320007},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.47574564814567566},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4536934494972229},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.4111473560333252},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.24548083543777466},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.21100881695747375},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.15855491161346436},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi65124.2025.11130350","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130350","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5699999928474426,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W4321510758","https://openalex.org/W2108092114","https://openalex.org/W2406177692","https://openalex.org/W2155675690","https://openalex.org/W2122028826","https://openalex.org/W2165817382","https://openalex.org/W1563562883","https://openalex.org/W2376028644","https://openalex.org/W3151104204","https://openalex.org/W3097018712"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"evaluate":[4],"the":[5],"XMIZE":[6],"routing":[7,37],"tool":[8],"for":[9],"custom":[10,47],"analog":[11],"layouts":[12,30],"by":[13],"applying":[14],"it":[15],"to":[16,45],"a":[17],"CommonMode":[18],"Instrumentation":[19],"Amplifier":[20],"design.":[21,50],"XMIZE\u2019s":[22,42],"auto-router":[23],"produced":[24],"fully":[25],"DRC":[26],"and":[27,35],"LVS":[28],"compliant":[29],"in":[31],"minutes,":[32],"outperforming":[33],"manual":[34],"commercial":[36],"benchmarks.":[38],"The":[39],"results":[40],"highlight":[41],"autorouter":[43],"potential":[44],"accelerate":[46],"circuit":[48],"physical":[49]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}