{"id":"https://openalex.org/W4413755268","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130346","title":"Efficient Implementation of RISC-V Vector Permutation Instructions","display_name":"Efficient Implementation of RISC-V Vector Permutation Instructions","publication_year":2025,"publication_date":"2025-07-06","ids":{"openalex":"https://openalex.org/W4413755268","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130346"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi65124.2025.11130346","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130346","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5093264909","display_name":"Vasileios Titopoulos","orcid":"https://orcid.org/0009-0009-0123-5737"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":true,"raw_author_name":"Vasileios Titopoulos","raw_affiliation_strings":["Democritus University of Thrace,Electrical and Computer Engineering,Greece"],"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace,Electrical and Computer Engineering,Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5118825924","display_name":"George Alexakis","orcid":null},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"George Alexakis","raw_affiliation_strings":["Democritus University of Thrace,Electrical and Computer Engineering,Greece"],"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace,Electrical and Computer Engineering,Greece","institution_ids":["https://openalex.org/I147962203"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5035714231","display_name":"Chrysostomos Nicopoulos","orcid":"https://orcid.org/0000-0001-6389-6068"},"institutions":[{"id":"https://openalex.org/I34771391","display_name":"University of Cyprus","ror":"https://ror.org/02qjrjx09","country_code":"CY","type":"education","lineage":["https://openalex.org/I34771391"]}],"countries":["CY"],"is_corresponding":false,"raw_author_name":"Chrysostomos Nicopoulos","raw_affiliation_strings":["University of Cyprus,Electrical and Computer Engineering,Cyprus"],"affiliations":[{"raw_affiliation_string":"University of Cyprus,Electrical and Computer Engineering,Cyprus","institution_ids":["https://openalex.org/I34771391"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074704256","display_name":"Giorgos Dimitrakopoulos","orcid":"https://orcid.org/0000-0003-3688-7865"},"institutions":[{"id":"https://openalex.org/I147962203","display_name":"Democritus University of Thrace","ror":"https://ror.org/03bfqnx40","country_code":"GR","type":"education","lineage":["https://openalex.org/I147962203"]}],"countries":["GR"],"is_corresponding":false,"raw_author_name":"Giorgos Dimitrakopoulos","raw_affiliation_strings":["Democritus University of Thrace,Electrical and Computer Engineering,Greece"],"affiliations":[{"raw_affiliation_string":"Democritus University of Thrace,Electrical and Computer Engineering,Greece","institution_ids":["https://openalex.org/I147962203"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5093264909"],"corresponding_institution_ids":["https://openalex.org/I147962203"],"apc_list":null,"apc_paid":null,"fwci":2.8599,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.9258262,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.998199999332428,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11797","display_name":"graph theory and CDMA systems","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9962000250816345,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6900930404663086},{"id":"https://openalex.org/keywords/permutation","display_name":"Permutation (music)","score":0.5487344264984131},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4974839985370636},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.3529898524284363},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.3391492962837219},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18300583958625793}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6900930404663086},{"id":"https://openalex.org/C21308566","wikidata":"https://www.wikidata.org/wiki/Q7169365","display_name":"Permutation (music)","level":2,"score":0.5487344264984131},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4974839985370636},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.3529898524284363},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.3391492962837219},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18300583958625793},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C24890656","wikidata":"https://www.wikidata.org/wiki/Q82811","display_name":"Acoustics","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi65124.2025.11130346","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130346","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":17,"referenced_works":["https://openalex.org/W2135481592","https://openalex.org/W2167639788","https://openalex.org/W2782281640","https://openalex.org/W2946332877","https://openalex.org/W2994193159","https://openalex.org/W3158792238","https://openalex.org/W3183374399","https://openalex.org/W4231406881","https://openalex.org/W4307079523","https://openalex.org/W4308083915","https://openalex.org/W4311995762","https://openalex.org/W4379115978","https://openalex.org/W4387951101","https://openalex.org/W4392746397","https://openalex.org/W4394805411","https://openalex.org/W4401752816","https://openalex.org/W4410583083"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W4396696052"],"abstract_inverted_index":{"RISC-V":[0,122],"CPUs":[1],"leverage":[2],"the":[3,44,60,131,139,156,168],"RVV":[4,17,78],"(RISC-V":[5],"Vector)":[6],"extension":[7],"to":[8,14,104,155,165],"accelerate":[9],"data-parallel":[10],"workloads.":[11],"In":[12],"addition":[13],"arithmetic":[15],"operations,":[16],"includes":[18],"powerful":[19],"permutation":[20,79,145],"instructions":[21,50,80],"that":[22,148],"enable":[23],"flexible":[24],"element":[25,171],"rearrangement":[26],"within":[27,54],"vector":[28,101,123,144,158,174],"registers":[29],"-critical":[30],"for":[31,99,111,173],"optimizing":[32],"performance":[33],"in":[34],"tasks":[35],"such":[36],"as":[37,167],"matrix":[38],"operations":[39],"and":[40,92,107,125],"cryptographic":[41,64],"computations.":[42],"However,":[43],"diverse":[45],"control":[46,85],"mechanisms":[47],"of":[48,63,75,83,141],"these":[49],"complicate":[51],"their":[52,84],"execution":[53,98],"a":[55,71],"unified":[56,72,143],"datapath":[57],"while":[58,95],"maintaining":[59],"fixed-latency":[61],"requirement":[62],"accelerators.":[65],"To":[66],"address":[67],"this,":[68],"we":[69],"propose":[70],"microarchitecture":[73],"capable":[74],"executing":[76],"all":[77],"efficiently,":[81],"regardless":[82],"information":[86],"structure.":[87],"This":[88],"approach":[89],"minimizes":[90],"area":[91,153,162],"hardware":[93],"costs":[94],"ensuring":[96],"single-cycle":[97],"short":[100],"machines":[102],"(up":[103],"256":[105],"bits)":[106],"enabling":[108],"efficient":[109],"pipelining":[110],"longer":[112],"vectors.":[113],"The":[114],"proposed":[115],"design":[116],"is":[117],"integrated":[118],"into":[119],"an":[120],"open-source":[121],"processor":[124],"implemented":[126],"at":[127],"7":[128],"nm":[129],"using":[130],"OpenRoad":[132],"physical":[133],"synthesis":[134],"flow.":[135],"Experimental":[136],"results":[137],"validate":[138],"efficiency":[140],"our":[142],"unit,":[146],"demonstrating":[147],"it":[149],"only":[150],"incurs":[151],"1.5%":[152],"overhead":[154,163],"total":[157],"processor.":[159],"Furthermore,":[160],"this":[161],"decreases":[164],"near-0%":[166],"minimum":[169],"supported":[170],"width":[172],"permutations":[175],"increases.":[176]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}