{"id":"https://openalex.org/W4413755477","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130316","title":"Digital IC Design of a 45nm CMOS Chua Encryption Architecture for Resource Limited Devices","display_name":"Digital IC Design of a 45nm CMOS Chua Encryption Architecture for Resource Limited Devices","publication_year":2025,"publication_date":"2025-07-06","ids":{"openalex":"https://openalex.org/W4413755477","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130316"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi65124.2025.11130316","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130316","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Charanya K Rao","orcid":null},"institutions":[{"id":"https://openalex.org/I59897056","display_name":"California State University, Long Beach","ror":"https://ror.org/0080fxk18","country_code":"US","type":"education","lineage":["https://openalex.org/I59897056"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Charanya K Rao","raw_affiliation_strings":["California State University - Long Beach,Department of Electrical Engineering,Long Beach,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"California State University - Long Beach,Department of Electrical Engineering,Long Beach,USA","institution_ids":["https://openalex.org/I59897056"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069932454","display_name":"Ravi Monani","orcid":null},"institutions":[{"id":"https://openalex.org/I1311921367","display_name":"Advanced Micro Devices (Canada)","ror":"https://ror.org/02yh0k313","country_code":"CA","type":"company","lineage":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]},{"id":"https://openalex.org/I4210137977","display_name":"Advanced Micro Devices (United States)","ror":"https://ror.org/04kd6c783","country_code":"US","type":"company","lineage":["https://openalex.org/I4210137977"]}],"countries":["CA","US"],"is_corresponding":false,"raw_author_name":"Ravi Monani","raw_affiliation_strings":["System Design Engineer Advanced Micro Devices,Folsom,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"System Design Engineer Advanced Micro Devices,Folsom,USA","institution_ids":["https://openalex.org/I1311921367","https://openalex.org/I4210137977"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5001971440","display_name":"Ava Hedayatipour","orcid":"https://orcid.org/0000-0003-1034-3616"},"institutions":[{"id":"https://openalex.org/I59897056","display_name":"California State University, Long Beach","ror":"https://ror.org/0080fxk18","country_code":"US","type":"education","lineage":["https://openalex.org/I59897056"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Ava Hedayatipour","raw_affiliation_strings":["California State University - Long Beach,Department of Electrical Engineering,Long Beach,USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"California State University - Long Beach,Department of Electrical Engineering,Long Beach,USA","institution_ids":["https://openalex.org/I59897056"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.18387855,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.972599983215332,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.972599983215332,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9646000266075134,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6586576700210571},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6578069925308228},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.6375730633735657},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.539795458316803},{"id":"https://openalex.org/keywords/resource","display_name":"Resource (disambiguation)","score":0.5315451622009277},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5274527072906494},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4800744652748108},{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.42963385581970215},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3425511419773102},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3217806816101074},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.3102228045463562},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.20707467198371887},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.12225010991096497}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6586576700210571},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6578069925308228},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.6375730633735657},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.539795458316803},{"id":"https://openalex.org/C206345919","wikidata":"https://www.wikidata.org/wiki/Q20380951","display_name":"Resource (disambiguation)","level":2,"score":0.5315451622009277},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5274527072906494},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4800744652748108},{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.42963385581970215},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3425511419773102},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3217806816101074},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.3102228045463562},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.20707467198371887},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.12225010991096497},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi65124.2025.11130316","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130316","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320306076","display_name":"National Science Foundation","ror":"https://ror.org/021nxhr62"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1501388320","https://openalex.org/W1547043145","https://openalex.org/W1630157395","https://openalex.org/W1919516409","https://openalex.org/W1986409410","https://openalex.org/W2083724486","https://openalex.org/W2091019094","https://openalex.org/W2102547348","https://openalex.org/W2132722762","https://openalex.org/W2141941829","https://openalex.org/W2169468042","https://openalex.org/W2536768619","https://openalex.org/W2609336657","https://openalex.org/W2613369845","https://openalex.org/W2783276420","https://openalex.org/W2900849941","https://openalex.org/W2913923238","https://openalex.org/W2940625947","https://openalex.org/W2990382114","https://openalex.org/W3015807029","https://openalex.org/W3022739051","https://openalex.org/W3124201441","https://openalex.org/W3158422356","https://openalex.org/W3200510884","https://openalex.org/W4210246610","https://openalex.org/W4285178486","https://openalex.org/W4312494245","https://openalex.org/W4321511798","https://openalex.org/W4388505193"],"related_works":["https://openalex.org/W3014521742","https://openalex.org/W2617868873","https://openalex.org/W3204141294","https://openalex.org/W4386230336","https://openalex.org/W4306968100","https://openalex.org/W2464627195","https://openalex.org/W2171986175","https://openalex.org/W2089791793","https://openalex.org/W2038858740","https://openalex.org/W1491218245"],"abstract_inverted_index":{"The":[0,70,92,156],"predictability":[1],"of":[2,36,89,115,123,135,161],"physical":[3],"systems,":[4],"given":[5],"initial":[6],"conditions,":[7],"is":[8],"often":[9],"disrupted":[10],"in":[11,42,57,97,145,168,179],"practice":[12],"due":[13],"to":[14,83],"inherent":[15],"randomness,":[16],"a":[17,33,48,61,98,108,112,120,133,149],"phenomenon":[18],"described":[19],"by":[20],"chaos":[21,28],"theory.":[22],"Over":[23],"the":[24,85,90,159,173],"past":[25],"four":[26],"decades,":[27],"theory":[29],"has":[30],"emerged":[31],"as":[32,132,164],"critical":[34],"area":[35,122],"research,":[37],"particularly":[38],"for":[39,67,137,176],"its":[40],"applications":[41],"secure":[43,154],"communication.":[44],"This":[45,129],"work":[46],"introduces":[47],"novel":[49],"data":[50],"encryption":[51,163],"architecture":[52,72],"leveraging":[53],"Chua\u2019s":[54,143],"chaotic":[55],"equations":[56,144],"discrete":[58],"time,":[59],"providing":[60],"lightweight,":[62],"on-chip":[63],"security":[64,178],"solution":[65],"suitable":[66],"resource-limited":[68],"devices.":[69],"proposed":[71],"was":[73,94],"modeled":[74],"and":[75,87,119,152],"optimized":[76],"using":[77,104],"Simulink,":[78],"with":[79,111],"pipelining":[80],"techniques":[81],"incorporated":[82],"enhance":[84],"efficiency":[86],"scalability":[88],"design.":[91],"system":[93],"subsequently":[95],"synthesized":[96],"45":[99],"nm":[100],"CMOS":[101],"technology":[102],"node":[103],"Genus":[105],"Stylus,":[106],"achieving":[107],"compact":[109],"design":[110],"power":[113],"consumption":[114],"$0.486":[116],"\\mu":[117],"\\mathrm{~W}$":[118],"chip":[121],"$0.005":[124],"\\mathrm{~mm}^{2}$":[125],"at":[126],"100":[127],"kHz.":[128],"research":[130],"serves":[131],"proof":[134],"concept":[136],"implementing":[138],"complex":[139],"mathematical":[140],"models":[141],"like":[142],"digital":[146],"ICs,":[147],"offering":[148],"low-power,":[150],"area-efficient,":[151],"inherently":[153],"architecture.":[155],"results":[157],"underscore":[158],"potential":[160],"chaos-based":[162],"an":[165],"integral":[166],"component":[167],"advanced":[169],"ASIC":[170],"designs,":[171],"addressing":[172],"increasing":[174],"demand":[175],"hardware":[177],"constrained":[180],"environments.":[181]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}