{"id":"https://openalex.org/W4413755325","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130305","title":"Efficient Deployment of Very Wide and Very Deep Hypersparse FFNs on FPGA","display_name":"Efficient Deployment of Very Wide and Very Deep Hypersparse FFNs on FPGA","publication_year":2025,"publication_date":"2025-07-06","ids":{"openalex":"https://openalex.org/W4413755325","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130305"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi65124.2025.11130305","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130305","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5086147792","display_name":"Pradeep Kumar Singh","orcid":"https://orcid.org/0000-0002-4250-5264"},"institutions":[{"id":"https://openalex.org/I16269868","display_name":"Santa Clara University","ror":"https://ror.org/03ypqe447","country_code":"US","type":"education","lineage":["https://openalex.org/I16269868"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Paramdeep Singh","raw_affiliation_strings":["Santa Clara University,Computer Science and Engineering,Santa Clara,CA,USA"],"affiliations":[{"raw_affiliation_string":"Santa Clara University,Computer Science and Engineering,Santa Clara,CA,USA","institution_ids":["https://openalex.org/I16269868"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5002755684","display_name":"David C. Anastasiu","orcid":"https://orcid.org/0000-0002-8604-9248"},"institutions":[{"id":"https://openalex.org/I16269868","display_name":"Santa Clara University","ror":"https://ror.org/03ypqe447","country_code":"US","type":"education","lineage":["https://openalex.org/I16269868"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"David C. Anastasiu","raw_affiliation_strings":["Santa Clara University,Computer Science and Engineering,Santa Clara,CA,USA"],"affiliations":[{"raw_affiliation_string":"Santa Clara University,Computer Science and Engineering,Santa Clara,CA,USA","institution_ids":["https://openalex.org/I16269868"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5086147792"],"corresponding_institution_ids":["https://openalex.org/I16269868"],"apc_list":null,"apc_paid":null,"fwci":0.6113,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.70391331,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11569","display_name":"Optical Coherence Tomography Applications","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11569","display_name":"Optical Coherence Tomography Applications","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10688","display_name":"Image and Signal Denoising Methods","score":0.989300012588501,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T13114","display_name":"Image Processing Techniques and Applications","score":0.9739000201225281,"subfield":{"id":"https://openalex.org/subfields/2214","display_name":"Media Technology"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6284846663475037},{"id":"https://openalex.org/keywords/software-deployment","display_name":"Software deployment","score":0.5901020765304565},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.569430410861969},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.33176279067993164},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2538769245147705},{"id":"https://openalex.org/keywords/software-engineering","display_name":"Software engineering","score":0.12652644515037537}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6284846663475037},{"id":"https://openalex.org/C105339364","wikidata":"https://www.wikidata.org/wiki/Q2297740","display_name":"Software deployment","level":2,"score":0.5901020765304565},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.569430410861969},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.33176279067993164},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2538769245147705},{"id":"https://openalex.org/C115903868","wikidata":"https://www.wikidata.org/wiki/Q80993","display_name":"Software engineering","level":1,"score":0.12652644515037537}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi65124.2025.11130305","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130305","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2156150815","https://openalex.org/W2585720638","https://openalex.org/W2945886900","https://openalex.org/W2964537638","https://openalex.org/W2990185852","https://openalex.org/W3012561096","https://openalex.org/W3025085339","https://openalex.org/W3132660068","https://openalex.org/W4225873904","https://openalex.org/W4300273322","https://openalex.org/W4398775035"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2770234245","https://openalex.org/W96612179","https://openalex.org/W4229499248","https://openalex.org/W2566006169","https://openalex.org/W1967938402","https://openalex.org/W2386041993","https://openalex.org/W1608572506"],"abstract_inverted_index":{"Model":[0],"compression":[1],"techniques":[2],"such":[3,38,46,53],"as":[4],"quantization":[5],"and":[6,138],"pruning":[7,29],"have":[8,42],"shown":[9],"great":[10],"promise":[11],"in":[12,31,75,127,155,177],"drastically":[13],"reducing":[14],"model":[15,19,23,35,102,122],"size":[16],"without":[17],"degrading":[18],"effectiveness.":[20],"Quantization":[21],"of":[22,52,113,121,185],"parameters":[24],"when":[25],"combined":[26],"with":[27],"parameter":[28],"results":[30],"a":[32,66,100,119,132],"significantly":[33],"reduced":[34],"size.":[36],"However,":[37,74],"sparse":[39,72],"neural":[40],"networks":[41,54,144],"irregular":[43,71],"structures.":[44],"As":[45],"the":[47,80,85,105,111,148,159,173,186],"forward":[48,143],"pass":[49],"(inference":[50],"step)":[51],"cannot":[55],"be":[56,125],"executed":[57],"efficiently":[58],"by":[59,84,110,151],"processing":[60],"hardware":[61],"like":[62],"GPUs.":[63],"FPGA\u2019s":[64],"offer":[65],"flexible":[67],"platform":[68],"to":[69,77,91,124,134,157,167],"process":[70],"networks.":[73],"order":[76],"fully":[78],"realize":[79],"efficiency":[81],"gains":[82],"promised":[83],"FPGA":[86,106,149,174],"architecture,":[87],"it":[88,165],"is":[89,108],"essential":[90],"minimize":[92],"or":[93],"completely":[94,103,146,171],"eliminate":[95],"off-chip":[96,128],"memory":[97],"accesses.":[98],"Accommodating":[99],"large":[101,169],"on":[104,147,172],"fabric":[107,150],"restricted":[109],"scarcity":[112],"available":[114],"high-speed":[115],"on-chip":[116],"RAM,":[117],"forcing":[118],"fraction":[120],"weights":[123],"stored":[126],"DRAM.":[129],"We":[130],"propose":[131],"method":[133,163],"accommodate":[135],"very":[136,139],"wide":[137],"deep":[140],"hypersparse":[141],"feed":[142],"(FFNs)":[145],"compressing":[152],"data":[153],"structures":[154],"addition":[156],"quantizing":[158],"network":[160],"parameters.":[161],"Our":[162],"makes":[164],"possible":[166],"fit":[168],"FFNs":[170],"fabric,":[175],"resulting":[176],"inference":[178],"performance":[179],"almost":[180],"1000x":[181],"higher":[182],"than":[183],"that":[184],"state-of-the-art.":[187]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-04-21T08:09:41.155169","created_date":"2025-10-10T00:00:00"}