{"id":"https://openalex.org/W4413755334","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130285","title":"Scalable and Power-Efficient Merging Network Design: Automatic RTL Generation for FPGA","display_name":"Scalable and Power-Efficient Merging Network Design: Automatic RTL Generation for FPGA","publication_year":2025,"publication_date":"2025-07-06","ids":{"openalex":"https://openalex.org/W4413755334","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130285"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi65124.2025.11130285","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130285","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5063024083","display_name":"Ardhendu Sarkar","orcid":"https://orcid.org/0000-0002-4555-3026"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Ardhendu Sarkar","raw_affiliation_strings":["Indian Institute of Engineering Science & Technology,Dept. of Computer Science & Technology,Shibpur,Howrah,India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Engineering Science & Technology,Dept. of Computer Science & Technology,Shibpur,Howrah,India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100907609","display_name":"Sriparna Mandal","orcid":"https://orcid.org/0000-0001-7776-7021"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sriparna Mandal","raw_affiliation_strings":["Indian Institute of Engineering Science & Technology,Dept. of Computer Science & Technology,Shibpur,Howrah,India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Engineering Science & Technology,Dept. of Computer Science & Technology,Shibpur,Howrah,India","institution_ids":["https://openalex.org/I98365261"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5016231688","display_name":"Surajeet Ghosh","orcid":"https://orcid.org/0000-0003-1428-9530"},"institutions":[{"id":"https://openalex.org/I98365261","display_name":"Indian Institute of Engineering Science and Technology, Shibpur","ror":"https://ror.org/02ytfzr55","country_code":"IN","type":"education","lineage":["https://openalex.org/I98365261"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Surajeet Ghosh","raw_affiliation_strings":["Indian Institute of Engineering Science & Technology,Dept. of Computer Science & Technology,Shibpur,Howrah,India"],"affiliations":[{"raw_affiliation_string":"Indian Institute of Engineering Science & Technology,Dept. of Computer Science & Technology,Shibpur,Howrah,India","institution_ids":["https://openalex.org/I98365261"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5063024083"],"corresponding_institution_ids":["https://openalex.org/I98365261"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.30145582,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9927999973297119,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9830999970436096,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10847","display_name":"Advanced Optical Network Technologies","score":0.98089998960495,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.814511775970459},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7576733827590942},{"id":"https://openalex.org/keywords/scalability","display_name":"Scalability","score":0.6957637667655945},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5840288400650024},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46283555030822754},{"id":"https://openalex.org/keywords/fpga-prototype","display_name":"FPGA prototype","score":0.45255813002586365},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.4385724365711212},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.378961980342865},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.25615960359573364},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1174081563949585}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.814511775970459},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7576733827590942},{"id":"https://openalex.org/C48044578","wikidata":"https://www.wikidata.org/wiki/Q727490","display_name":"Scalability","level":2,"score":0.6957637667655945},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5840288400650024},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46283555030822754},{"id":"https://openalex.org/C203864433","wikidata":"https://www.wikidata.org/wiki/Q5426992","display_name":"FPGA prototype","level":3,"score":0.45255813002586365},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.4385724365711212},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.378961980342865},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.25615960359573364},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1174081563949585},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi65124.2025.11130285","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130285","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":15,"referenced_works":["https://openalex.org/W2030081822","https://openalex.org/W2037524288","https://openalex.org/W2141389982","https://openalex.org/W2165011274","https://openalex.org/W2472334012","https://openalex.org/W2508353373","https://openalex.org/W2589156932","https://openalex.org/W2768267266","https://openalex.org/W2890524446","https://openalex.org/W2949320316","https://openalex.org/W2950300747","https://openalex.org/W2991589328","https://openalex.org/W3107545386","https://openalex.org/W4210558642","https://openalex.org/W4220714955"],"related_works":["https://openalex.org/W2998132311","https://openalex.org/W2207067480","https://openalex.org/W4383823603","https://openalex.org/W2082487009","https://openalex.org/W2332075903","https://openalex.org/W1579891439","https://openalex.org/W2291257309","https://openalex.org/W272033699","https://openalex.org/W1692883217","https://openalex.org/W2019936863"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3],"automated":[4,111],"RegisterTransfer":[5],"Level":[6],"(RTL)":[7],"code":[8],"generator":[9],"for":[10,19,88,121],"energy-efficient":[11],"oddeven":[12],"merge":[13],"sorting":[14,65,83,97],"networks,":[15],"optimizing":[16],"hardware":[17],"complexity":[18],"FPGA-based":[20],"implementations.":[21],"The":[22,48],"proposed":[23,93],"framework":[24],"leverages":[25],"a":[26,109],"C":[27],"-language":[28],"script":[29],"to":[30],"dynamically":[31],"generate":[32],"executable":[33],"Verilog":[34],"Hardware":[35],"Description":[36],"Language":[37],"(HDL),":[38],"ensuring":[39],"scalable":[40],"and":[41,82,101],"error-free":[42],"comparison-exchange":[43],"unit":[44],"(CU)":[45],"module":[46],"instantiation.":[47],"architecture":[49],"enhances":[50],"power":[51,80],"efficiency":[52],"by":[53,104],"employing":[54],"level-wise":[55],"control":[56],"signals":[57],"activation":[58],"while":[59],"maintaining":[60],"high":[61],"throughput":[62],"through":[63],"parallel":[64],"operations.":[66],"Experimental":[67],"evaluations":[68],"validate":[69],"the":[70,73,92],"effectiveness":[71],"of":[72,77],"design":[74],"in":[75,108],"terms":[76],"resource":[78],"utilization,":[79],"efficiency,":[81],"performance,":[84],"making":[85],"it":[86],"ideal":[87],"real-time":[89],"applications.":[90],"Additionally,":[91],"approach":[94],"supports":[95],"diverse":[96],"tasks,":[98],"including":[99],"maxmin":[100],"median":[102],"sorting,":[103],"structuring":[105],"fixed":[106],"interconnections":[107],"fully":[110],"manner.":[112],"Future":[113],"work":[114],"will":[115],"focus":[116],"on":[117],"integrating":[118],"pipelining":[119],"techniques":[120],"further":[122],"improvement.":[123]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}