{"id":"https://openalex.org/W4413755467","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130277","title":"A 6T SRAM based reconfigurable in-memory XOR/XNOR and accumulation architecture","display_name":"A 6T SRAM based reconfigurable in-memory XOR/XNOR and accumulation architecture","publication_year":2025,"publication_date":"2025-07-06","ids":{"openalex":"https://openalex.org/W4413755467","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130277"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi65124.2025.11130277","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130277","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5114436390","display_name":"Cheena Singhal","orcid":null},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Cheena Singhal","raw_affiliation_strings":["IIT Roorkee,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIT Roorkee,India","institution_ids":["https://openalex.org/I154851008"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5012290807","display_name":"Sparsh Mittal","orcid":"https://orcid.org/0000-0002-2908-993X"},"institutions":[{"id":"https://openalex.org/I154851008","display_name":"Indian Institute of Technology Roorkee","ror":"https://ror.org/00582g326","country_code":"IN","type":"education","lineage":["https://openalex.org/I154851008"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Sparsh Mittal","raw_affiliation_strings":["IIT Roorkee,India"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"IIT Roorkee,India","institution_ids":["https://openalex.org/I154851008"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I154851008"],"apc_list":null,"apc_paid":null,"fwci":3.9628,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.94023475,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":91,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9975000023841858,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.995199978351593,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/xnor-gate","display_name":"XNOR gate","score":0.9299339652061462},{"id":"https://openalex.org/keywords/static-random-access-memory","display_name":"Static random-access memory","score":0.8012753129005432},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6618987321853638},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5512349605560303},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.5489370226860046},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.4243812561035156},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3848290741443634},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3236779570579529},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.31320226192474365},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.29535913467407227},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.09628605842590332}],"concepts":[{"id":"https://openalex.org/C57684291","wikidata":"https://www.wikidata.org/wiki/Q1336142","display_name":"XNOR gate","level":4,"score":0.9299339652061462},{"id":"https://openalex.org/C68043766","wikidata":"https://www.wikidata.org/wiki/Q267416","display_name":"Static random-access memory","level":2,"score":0.8012753129005432},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6618987321853638},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5512349605560303},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.5489370226860046},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.4243812561035156},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3848290741443634},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3236779570579529},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.31320226192474365},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.29535913467407227},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.09628605842590332},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C124296912","wikidata":"https://www.wikidata.org/wiki/Q575178","display_name":"NAND gate","level":3,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi65124.2025.11130277","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130277","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W2300242332","https://openalex.org/W2775637085","https://openalex.org/W2990591126","https://openalex.org/W3000301330","https://openalex.org/W3013739639","https://openalex.org/W3026786299","https://openalex.org/W3044878782","https://openalex.org/W3083036289","https://openalex.org/W3135906938","https://openalex.org/W3201362361","https://openalex.org/W4200443740","https://openalex.org/W4210923376","https://openalex.org/W4385999153","https://openalex.org/W4391616912","https://openalex.org/W4399040887","https://openalex.org/W4408048534"],"related_works":["https://openalex.org/W4385413421","https://openalex.org/W4386414224","https://openalex.org/W2963244787","https://openalex.org/W2966758645","https://openalex.org/W2774773774","https://openalex.org/W2785627314","https://openalex.org/W1963739940","https://openalex.org/W2532170798","https://openalex.org/W2017280652","https://openalex.org/W2790398990"],"abstract_inverted_index":{"In":[0],"this":[1],"work,":[2],"we":[3,135],"propose":[4],"a":[5,24],"6T":[6,26],"SRAM-based":[7],"architecture":[8,72,141],"for":[9],"efficient":[10],"in-memory":[11],"\u201cXNOR":[12],"and":[13,16,18,34,39,55,78,95,110,120,131],"accumulation\u201d":[14,19],"(XAC)":[15],"\u201cXOR":[17],"operations.":[20],"Our":[21],"design":[22],"employs":[23],"split":[25],"SRAM":[27],"cell":[28],"with":[29],"dual":[30],"word":[31,61],"lines":[32],"(WL":[33],"WLB),":[35],"enabling":[36],"distinct":[37],"memory":[38],"compute":[40],"modes.":[41],"Reverse":[42],"body":[43],"biasing":[44],"(RBB)":[45],"is":[46],"applied":[47],"to":[48,51,68],"access":[49],"transistors":[50],"reduce":[52],"leakage":[53],"power":[54],"prevent":[56],"read":[57],"disturbance":[58],"during":[59],"simultaneous":[60],"line":[62],"activation.":[63],"Unlike":[64],"previous":[65],"techniques":[66],"limited":[67],"XNOR":[69,79],"operations,":[70],"our":[71,140],"allows":[73],"dynamic":[74],"selection":[75,83],"between":[76],"XOR":[77],"via":[80],"an":[81],"operation":[82],"circuit.":[84],"We":[85],"introduce":[86],"two":[87],"novel":[88],"accumulation":[89],"designs:":[90],"(1)":[91],"metal-oxide-metal":[92],"capacitor":[93],"(MOM-CAP)-based":[94],"(2)":[96],"pseudo-NMOS-based":[97],"circuits.":[98],"Simulations":[99],"using":[100],"TSMC-65nm":[101],"CMOS":[102],"at":[103],"1V":[104],"show":[105],"MOM-CAP":[106],"achieves":[107,117],"1.74fJ":[108],"energy":[109,119],"0.412ns":[111],"latency":[112],"per":[113],"XAC":[114],"operation;":[115],"pseudo-NMOS":[116],"2.4fJ":[118],"0.794ns":[121],"latency.":[122],"Monte":[123],"Carlo":[124],"analysis":[125],"confirms":[126],"robustness":[127],"across":[128],"process,":[129],"voltage,":[130],"temperature":[132],"variations.":[133],"Finally,":[134],"demonstrate":[136],"the":[137],"effectiveness":[138],"of":[139],"in":[142],"binarized":[143],"neural":[144],"network":[145],"applications.":[146]},"counts_by_year":[{"year":2026,"cited_by_count":1},{"year":2025,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}