{"id":"https://openalex.org/W4413755570","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130264","title":"CHIMERA: Cryptographic Hardware for Integrated Multipurpose Engine on RISC-V with ASCON","display_name":"CHIMERA: Cryptographic Hardware for Integrated Multipurpose Engine on RISC-V with ASCON","publication_year":2025,"publication_date":"2025-07-06","ids":{"openalex":"https://openalex.org/W4413755570","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130264"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi65124.2025.11130264","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130264","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5092357731","display_name":"Alessandra Dolmeta","orcid":"https://orcid.org/0009-0006-9480-1352"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Alessandra Dolmeta","raw_affiliation_strings":["Politecnico di Torino,Department of Electronics and Telecommunications,Torino,Italia"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Electronics and Telecommunications,Torino,Italia","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116567245","display_name":"Valeria Piscopo","orcid":null},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Valeria Piscopo","raw_affiliation_strings":["Politecnico di Torino,Department of Electronics and Telecommunications,Torino,Italia"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Electronics and Telecommunications,Torino,Italia","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026016005","display_name":"Maurizio Martina","orcid":"https://orcid.org/0000-0002-3069-0319"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Maurizio Martina","raw_affiliation_strings":["Politecnico di Torino,Department of Electronics and Telecommunications,Torino,Italia"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Electronics and Telecommunications,Torino,Italia","institution_ids":["https://openalex.org/I177477856"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5074150684","display_name":"Guido Masera","orcid":"https://orcid.org/0000-0003-2238-9443"},"institutions":[{"id":"https://openalex.org/I177477856","display_name":"Polytechnic University of Turin","ror":"https://ror.org/00bgk9508","country_code":"IT","type":"education","lineage":["https://openalex.org/I177477856"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Guido Masera","raw_affiliation_strings":["Politecnico di Torino,Department of Electronics and Telecommunications,Torino,Italia"],"affiliations":[{"raw_affiliation_string":"Politecnico di Torino,Department of Electronics and Telecommunications,Torino,Italia","institution_ids":["https://openalex.org/I177477856"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5092357731"],"corresponding_institution_ids":["https://openalex.org/I177477856"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.13049381,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10951","display_name":"Cryptographic Implementations and Security","score":0.9925000071525574,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11017","display_name":"Chaos-based Image/Signal Encryption","score":0.9901999831199646,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9623000025749207,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cryptography","display_name":"Cryptography","score":0.6750372052192688},{"id":"https://openalex.org/keywords/chimera","display_name":"Chimera (genetics)","score":0.6257861256599426},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6226231455802917},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.4963305592536926},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.46178537607192993},{"id":"https://openalex.org/keywords/cryptographic-primitive","display_name":"Cryptographic primitive","score":0.4476274847984314},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3874979317188263},{"id":"https://openalex.org/keywords/cryptographic-protocol","display_name":"Cryptographic protocol","score":0.2871634364128113},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.14881759881973267},{"id":"https://openalex.org/keywords/chemistry","display_name":"Chemistry","score":0.12798351049423218},{"id":"https://openalex.org/keywords/computer-security","display_name":"Computer security","score":0.122285395860672}],"concepts":[{"id":"https://openalex.org/C178489894","wikidata":"https://www.wikidata.org/wiki/Q8789","display_name":"Cryptography","level":2,"score":0.6750372052192688},{"id":"https://openalex.org/C30278631","wikidata":"https://www.wikidata.org/wiki/Q281721","display_name":"Chimera (genetics)","level":3,"score":0.6257861256599426},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6226231455802917},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4963305592536926},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.46178537607192993},{"id":"https://openalex.org/C15927051","wikidata":"https://www.wikidata.org/wiki/Q246593","display_name":"Cryptographic primitive","level":4,"score":0.4476274847984314},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3874979317188263},{"id":"https://openalex.org/C33884865","wikidata":"https://www.wikidata.org/wiki/Q1254335","display_name":"Cryptographic protocol","level":3,"score":0.2871634364128113},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.14881759881973267},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.12798351049423218},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.122285395860672},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C104317684","wikidata":"https://www.wikidata.org/wiki/Q7187","display_name":"Gene","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi65124.2025.11130264","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130264","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2548820325","https://openalex.org/W3082370627","https://openalex.org/W3088704016","https://openalex.org/W3127900233","https://openalex.org/W4304140744","https://openalex.org/W4310370770","https://openalex.org/W4313143206","https://openalex.org/W4318969776","https://openalex.org/W4391164410","https://openalex.org/W4394860462","https://openalex.org/W4399800831"],"related_works":["https://openalex.org/W18954787","https://openalex.org/W3138083505","https://openalex.org/W4254460476","https://openalex.org/W2783353176","https://openalex.org/W2339543721","https://openalex.org/W1829339118","https://openalex.org/W3179891621","https://openalex.org/W4390962791","https://openalex.org/W4396879184","https://openalex.org/W4308409915"],"abstract_inverted_index":{"In":[0,61],"the":[1,4,18,79,90,94,123,142,176,185],"context":[2],"of":[3,21,121],"growing":[5],"Internet-of-Things":[6],"(IoT)":[7],"ecosystem,":[8],"where":[9],"security":[10,41],"and":[11,57,113,141,170,179],"privacy":[12],"concerns":[13],"are":[14],"critical":[15],"due":[16],"to":[17,76,184],"limited":[19],"resources":[20],"connected":[22],"devices,":[23],"lightweight":[24,32],"cryptography":[25],"plays":[26],"a":[27,31,99,106,128,137],"vital":[28],"role.":[29],"ASCON,":[30],"cryptographic":[33],"algorithm":[34,81],"designed":[35],"for":[36],"constrained":[37],"environments,":[38],"offers":[39],"robust":[40],"mechanisms":[42],"such":[43],"as":[44,105],"Authenticated":[45],"Encryption":[46],"with":[47,89,173],"Associated":[48],"Data":[49],"(AEAD),":[50],"hashing,":[51],"Message":[52],"Authentication":[53],"Code":[54],"(MAC)":[55],"generation":[56],"Pseudorandom":[58],"Functions":[59],"(PRF).":[60],"this":[62],"work,":[63],"we":[64],"introduce":[65],"CHIMERA,":[66],"an":[67,148],"Application":[68],"Specific":[69],"Instruction":[70,149],"Set":[71,150],"Processor":[72],"(ASIP)":[73],"architecture":[74],"tailored":[75],"efficiently":[77],"compute":[78],"ASCON":[80],"on":[82,165],"32-bit":[83],"RISC":[84],"processors.":[85],"The":[86,160],"ASIP":[87],"interfaces":[88],"RISC-V":[91],"core":[92],"via":[93],"Core-V":[95],"eXtension":[96],"Interface":[97],"(CV-X-IF),":[98],"novel":[100],"communication":[101],"mechanism.":[102],"CHIMERA":[103],"functions":[104],"multipurpose":[107],"coprocessor,":[108],"supporting":[109],"AEAD":[110],"(ASCON-128,":[111],"ASCON-128a)":[112],"hashing":[114],"(Hash,":[115],"Hasha).":[116],"We":[117],"present":[118],"two":[119,177],"versions":[120,178],"CHIMERA:":[122],"Complete":[124],"Round":[125],"(CR)":[126],"version,":[127,147],"tightly":[129],"coupled":[130],"accelerator":[131],"that":[132],"delivers":[133],"high":[134],"performance":[135,182],"at":[136],"higher":[138],"hardware":[139],"cost,":[140],"Bitwise":[143],"Rotation":[144],"Unit":[145],"(BRU)":[146],"Extension":[151],"(ISE)":[152],"offering":[153],"lower":[154],"efficiency":[155],"but":[156],"minimal":[157],"area":[158],"requirements.":[159],"design":[161],"has":[162],"been":[163],"implemented":[164],"both":[166],"Zynq":[167],"Ultrascale+":[168],"FPGA":[169],"ASIC":[171],"platforms,":[172],"results":[174],"comparing":[175],"evaluating":[180],"their":[181],"relative":[183],"state-of-the-art.":[186]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}