{"id":"https://openalex.org/W4413755208","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130238","title":"A Quasi Fat Tree-based Formation of Micro-Programmable Processing Elements for Machine Learning Applications","display_name":"A Quasi Fat Tree-based Formation of Micro-Programmable Processing Elements for Machine Learning Applications","publication_year":2025,"publication_date":"2025-07-06","ids":{"openalex":"https://openalex.org/W4413755208","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130238"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi65124.2025.11130238","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130238","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5116309696","display_name":"Sepideh Kheirollahi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Sepideh Kheirollahi","raw_affiliation_strings":["University of Tehran,School of Electrical and Computer Engineering,Tehran,Iran"],"affiliations":[{"raw_affiliation_string":"University of Tehran,School of Electrical and Computer Engineering,Tehran,Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5116309697","display_name":"Sinatra Babele Khanshan","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Sinatra Babele Khanshan","raw_affiliation_strings":["University of Tehran,School of Electrical and Computer Engineering,Tehran,Iran"],"affiliations":[{"raw_affiliation_string":"University of Tehran,School of Electrical and Computer Engineering,Tehran,Iran","institution_ids":["https://openalex.org/I23946033"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007933406","display_name":"Zainalabedin Navabi","orcid":null},"institutions":[{"id":"https://openalex.org/I23946033","display_name":"University of Tehran","ror":"https://ror.org/05vf56z40","country_code":"IR","type":"education","lineage":["https://openalex.org/I23946033"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Zainalabedin Navabi","raw_affiliation_strings":["University of Tehran,School of Electrical and Computer Engineering,Tehran,Iran"],"affiliations":[{"raw_affiliation_string":"University of Tehran,School of Electrical and Computer Engineering,Tehran,Iran","institution_ids":["https://openalex.org/I23946033"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5116309696"],"corresponding_institution_ids":["https://openalex.org/I23946033"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12991325,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"4"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.6808000206947327,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10320","display_name":"Neural Networks and Applications","score":0.6808000206947327,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6447150111198425},{"id":"https://openalex.org/keywords/tree","display_name":"Tree (set theory)","score":0.5680311322212219},{"id":"https://openalex.org/keywords/simple-programmable-logic-device","display_name":"Simple programmable logic device","score":0.47089603543281555},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.32116156816482544},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.12812849879264832},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11849552392959595},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09852227568626404},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.0884070098400116}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6447150111198425},{"id":"https://openalex.org/C113174947","wikidata":"https://www.wikidata.org/wiki/Q2859736","display_name":"Tree (set theory)","level":2,"score":0.5680311322212219},{"id":"https://openalex.org/C34370810","wikidata":"https://www.wikidata.org/wiki/Q3961319","display_name":"Simple programmable logic device","level":5,"score":0.47089603543281555},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.32116156816482544},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.12812849879264832},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11849552392959595},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09852227568626404},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.0884070098400116},{"id":"https://openalex.org/C134306372","wikidata":"https://www.wikidata.org/wiki/Q7754","display_name":"Mathematical analysis","level":1,"score":0.0},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi65124.2025.11130238","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130238","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":11,"referenced_works":["https://openalex.org/W2017823804","https://openalex.org/W2117385926","https://openalex.org/W2148380891","https://openalex.org/W2769830722","https://openalex.org/W2790653166","https://openalex.org/W2886386039","https://openalex.org/W2980612421","https://openalex.org/W3015998244","https://openalex.org/W3026584289","https://openalex.org/W3137399683","https://openalex.org/W4407693556"],"related_works":["https://openalex.org/W4391375266","https://openalex.org/W2899084033","https://openalex.org/W2748952813","https://openalex.org/W2390279801","https://openalex.org/W4391913857","https://openalex.org/W2358668433","https://openalex.org/W4396701345","https://openalex.org/W2376932109","https://openalex.org/W2001405890","https://openalex.org/W1528933814"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"propose":[4],"an":[5,79],"accelerator":[6],"architecture":[7,28,104],"positioned":[8],"between":[9],"Coarse-Grained":[10],"Reconfigurable":[11],"Architectures":[12],"(CGRAs)":[13],"and":[14,24,65,82,94],"Field":[15],"Programmable":[16],"Gate":[17],"Arrays":[18],"(FPGAs),":[19],"focusing":[20],"on":[21,78],"both":[22],"flexibility":[23],"power":[25,93],"consumption.":[26],"The":[27,74],"consists":[29],"of":[30,34],"a":[31,41,47,99],"configurable":[32],"network":[33],"micro-programmed":[35],"processing":[36],"elements":[37],"(PEs)":[38],"interconnected":[39],"via":[40],"Quasi-Fat":[42],"Tree":[43],"(QFT)":[44],"topology,":[45],"forming":[46],"hierarchical":[48],"clustered":[49],"structure.":[50],"It":[51],"is":[52],"designed":[53],"to":[54,98],"execute":[55],"key":[56],"Machine":[57],"Learning":[58],"(ML)":[59],"kernels,":[60],"including":[61],"multi-dimensional":[62],"FFT,":[63],"IFFT,":[64],"matrix":[66],"multiplication":[67],"for":[68],"fully":[69],"connected":[70],"layers":[71],"in":[72,84,92],"MLPs.":[73],"design":[75,109],"was":[76],"implemented":[77],"Artix-7":[80],"FPGA":[81],"synthesized":[83],"90":[85],"nm":[86],"technology.":[87],"Results":[88],"show":[89],"minimal":[90],"penalties":[91],"clock":[95],"cycles":[96],"compared":[97],"hardwired":[100],"controller,":[101],"positioning":[102],"the":[103,107],"effectively":[105],"within":[106],"reconfigurable":[108],"space.":[110]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}