{"id":"https://openalex.org/W4413755580","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130209","title":"HMR-NEureka: Hybrid Modular Redundancy DNN Acceleration in Heterogeneous RISC-V SoCs","display_name":"HMR-NEureka: Hybrid Modular Redundancy DNN Acceleration in Heterogeneous RISC-V SoCs","publication_year":2025,"publication_date":"2025-07-06","ids":{"openalex":"https://openalex.org/W4413755580","doi":"https://doi.org/10.1109/isvlsi65124.2025.11130209"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi65124.2025.11130209","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5118648528","display_name":"Luigi Ghionda","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Luigi Ghionda","raw_affiliation_strings":["University of Bologna,Bologna,Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna,Bologna,Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5106163668","display_name":"Riccardo Tedeschi","orcid":null},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Riccardo Tedeschi","raw_affiliation_strings":["University of Bologna,Bologna,Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna,Bologna,Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5017427307","display_name":"Yvan Tortorella","orcid":"https://orcid.org/0000-0001-8248-5731"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Yvan Tortorella","raw_affiliation_strings":["University of Bologna,Bologna,Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna,Bologna,Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5056197249","display_name":"Arpan Suravi Prasad","orcid":"https://orcid.org/0009-0009-6031-6668"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Arpan Suravi Prasad","raw_affiliation_strings":["ETH Zürich,Zürich,Switzerland"],"affiliations":[{"raw_affiliation_string":"ETH Zürich,Zürich,Switzerland","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5015790909","display_name":"Davide Rossi","orcid":"https://orcid.org/0000-0002-2837-1597"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Rossi","raw_affiliation_strings":["University of Bologna,Bologna,Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna,Bologna,Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5043408422","display_name":"Luca Benini","orcid":"https://orcid.org/0000-0001-8068-3806"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Luca Benini","raw_affiliation_strings":["University of Bologna,Bologna,Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna,Bologna,Italy","institution_ids":["https://openalex.org/I9360294"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5038717922","display_name":"Francesco Conti","orcid":"https://orcid.org/0000-0002-7924-933X"},"institutions":[{"id":"https://openalex.org/I9360294","display_name":"University of Bologna","ror":"https://ror.org/01111rn36","country_code":"IT","type":"education","lineage":["https://openalex.org/I9360294"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Francesco Conti","raw_affiliation_strings":["University of Bologna,Bologna,Italy"],"affiliations":[{"raw_affiliation_string":"University of Bologna,Bologna,Italy","institution_ids":["https://openalex.org/I9360294"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5118648528"],"corresponding_institution_ids":["https://openalex.org/I9360294"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.30283635,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9980000257492065,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9957000017166138,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.994700014591217,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7514994740486145},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.7029972076416016},{"id":"https://openalex.org/keywords/redundancy","display_name":"Redundancy (engineering)","score":0.6826896071434021},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.583600640296936},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.4930374324321747},{"id":"https://openalex.org/keywords/acceleration","display_name":"Acceleration","score":0.4456494450569153},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.4387624263763428},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.42771488428115845},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3321840763092041},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.2782340347766876},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.12207719683647156}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7514994740486145},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.7029972076416016},{"id":"https://openalex.org/C152124472","wikidata":"https://www.wikidata.org/wiki/Q1204361","display_name":"Redundancy (engineering)","level":2,"score":0.6826896071434021},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.583600640296936},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.4930374324321747},{"id":"https://openalex.org/C117896860","wikidata":"https://www.wikidata.org/wiki/Q11376","display_name":"Acceleration","level":2,"score":0.4456494450569153},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.4387624263763428},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.42771488428115845},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3321840763092041},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.2782340347766876},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.12207719683647156},{"id":"https://openalex.org/C74650414","wikidata":"https://www.wikidata.org/wiki/Q11397","display_name":"Classical mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isvlsi65124.2025.11130209","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi65124.2025.11130209","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2025 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/1038170","is_oa":false,"landing_page_url":"https://hdl.handle.net/11585/1038170","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy","score":0.8299999833106995}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":0,"referenced_works":[],"related_works":["https://openalex.org/W2378076731","https://openalex.org/W4286888643","https://openalex.org/W2565094479","https://openalex.org/W3210795196","https://openalex.org/W2390829436","https://openalex.org/W1989791859","https://openalex.org/W2249385795","https://openalex.org/W2088988140","https://openalex.org/W602859758","https://openalex.org/W2036644923"],"abstract_inverted_index":{"On-board":[0],"Artificial":[1],"Intelligence":[2],"(AI)":[3],"processing":[4],"is":[5],"widely":[6],"considered":[7],"to":[8,82,146],"be":[9],"necessary":[10],"for":[11,31,46,85,161],"the":[12,93],"next":[13],"generation":[14],"of":[15,19,92],"satellites.":[16,35],"Adequate":[17],"levels":[18],"protection":[20],"against":[21],"radiation-induced":[22],"errors,":[23],"at":[24],"an":[25,90],"affordable":[26],"cost,":[27],"are":[28],"thus":[29],"required":[30],"AI":[32,159],"accelerators":[33],"in":[34,52,127,130],"This":[36],"paper":[37],"presents":[38],"HMR-NEureka,":[39],"a":[40,62,75,100,117,124,147,155],"Hybrid":[41],"Modular":[42],"Redundant":[43],"accelerator":[44,160],"designed":[45],"Deep":[47],"Neural":[48],"Network":[49],"(DNN)":[50],"inference":[51],"heterogeneous":[53],"RISC-V":[54,102],"System-on-Chips":[55],"(SoCs).":[56],"HMR-NEureka":[57,97,153],"features":[58],"two":[59],"operational":[60],"modes:":[61],"redundancy":[63,68,131],"mode":[64,77,132],"leveraging":[65],"dual":[66],"modular":[67],"(DMR)":[69],"with":[70,104,133],"low-overhead":[71],"hardware-based":[72],"recovery,":[73],"and":[74,139,157],"performance":[76,140],"that":[78],"repurposes":[79],"redundant":[80],"datapaths":[81],"improve":[83],"throughput":[84],"non-critical":[86],"operations.":[87],"Implemented":[88],"as":[89,154],"extension":[91],"opensource":[94],"NEureka":[95],"accelerator,":[96],"integrates":[98],"into":[99],"multi-core":[101],"cluster":[103],"Error":[105],"Correction":[106],"Codes":[107],"(ECC),":[108],"ensuring":[109],"end-to-end":[110],"fault":[111],"protection.":[112],"Our":[113],"results,":[114],"based":[115],"on":[116],"GlobalFoundries":[118],"12":[119],"nm":[120],"technology":[121],"implementation,":[122],"demonstrate":[123],"93%":[125],"reduction":[126],"faulty":[128],"executions":[129],"moderate":[134],"area":[135],"($\\lt":[136],"10":[137],"\\%$)":[138,143],"($\\sim":[141],"5":[142],"overhead":[144],"compared":[145],"non-fault-tolerant":[148],"baseline.":[149],"These":[150],"findings":[151],"establish":[152],"flexible":[156],"efficient":[158],"mission-critical":[162],"space":[163],"applications.":[164]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}