{"id":"https://openalex.org/W4386486874","doi":"https://doi.org/10.1109/isvlsi59464.2023.10238676","title":"X4-RARE: Revisiting the X4CP32 Coarse-Grained Reconfigurable Architecture Model","display_name":"X4-RARE: Revisiting the X4CP32 Coarse-Grained Reconfigurable Architecture Model","publication_year":2023,"publication_date":"2023-06-20","ids":{"openalex":"https://openalex.org/W4386486874","doi":"https://doi.org/10.1109/isvlsi59464.2023.10238676"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi59464.2023.10238676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi59464.2023.10238676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5065507627","display_name":"Ivan Saraiva Silva","orcid":"https://orcid.org/0000-0002-5705-6932"},"institutions":[{"id":"https://openalex.org/I3121799822","display_name":"Universidade Federal do Piau\u00ed","ror":"https://ror.org/00kwnx126","country_code":"BR","type":"education","lineage":["https://openalex.org/I3121799822"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Ivan Saraiva Silva","raw_affiliation_strings":["Federal University of Piauí,Computer Science Department,Teresina,Brazil"],"affiliations":[{"raw_affiliation_string":"Federal University of Piauí,Computer Science Department,Teresina,Brazil","institution_ids":["https://openalex.org/I3121799822"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5005850478","display_name":"Francisco Carlos Silva","orcid":"https://orcid.org/0000-0003-1867-8744"},"institutions":[{"id":"https://openalex.org/I4210138102","display_name":"University Center of Bras\u00edlia","ror":"https://ror.org/045mkqe52","country_code":"BR","type":"education","lineage":["https://openalex.org/I4210138102"]},{"id":"https://openalex.org/I150729083","display_name":"Universidade de Bras\u00edlia","ror":"https://ror.org/02xfp8v59","country_code":"BR","type":"education","lineage":["https://openalex.org/I150729083"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Francisco Carlos Silva Junior","raw_affiliation_strings":["University of Brasilia,Computer Department,Brasilia,Brasil","Computer Department, University of Brasilia, Brasilia, Brasil"],"affiliations":[{"raw_affiliation_string":"University of Brasilia,Computer Department,Brasilia,Brasil","institution_ids":["https://openalex.org/I150729083","https://openalex.org/I4210138102"]},{"raw_affiliation_string":"Computer Department, University of Brasilia, Brasilia, Brasil","institution_ids":["https://openalex.org/I150729083"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5065507627"],"corresponding_institution_ids":["https://openalex.org/I3121799822"],"apc_list":null,"apc_paid":null,"fwci":0.3076,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":{"value":0.50486809,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8870417475700378},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7996983528137207},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.6940293312072754},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6601612567901611},{"id":"https://openalex.org/keywords/multi-core-processor","display_name":"Multi-core processor","score":0.6101229786872864},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.5861700773239136},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.49820709228515625},{"id":"https://openalex.org/keywords/architecture","display_name":"Architecture","score":0.4958592355251312},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4582509398460388},{"id":"https://openalex.org/keywords/programming-paradigm","display_name":"Programming paradigm","score":0.44124341011047363},{"id":"https://openalex.org/keywords/microarchitecture","display_name":"Microarchitecture","score":0.4187890589237213},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.3882061839103699},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.11290746927261353}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8870417475700378},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7996983528137207},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.6940293312072754},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6601612567901611},{"id":"https://openalex.org/C78766204","wikidata":"https://www.wikidata.org/wiki/Q555032","display_name":"Multi-core processor","level":2,"score":0.6101229786872864},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.5861700773239136},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.49820709228515625},{"id":"https://openalex.org/C123657996","wikidata":"https://www.wikidata.org/wiki/Q12271","display_name":"Architecture","level":2,"score":0.4958592355251312},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4582509398460388},{"id":"https://openalex.org/C34165917","wikidata":"https://www.wikidata.org/wiki/Q188267","display_name":"Programming paradigm","level":2,"score":0.44124341011047363},{"id":"https://openalex.org/C107598950","wikidata":"https://www.wikidata.org/wiki/Q259864","display_name":"Microarchitecture","level":2,"score":0.4187890589237213},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.3882061839103699},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.11290746927261353},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi59464.2023.10238676","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi59464.2023.10238676","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6800000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":30,"referenced_works":["https://openalex.org/W1492601037","https://openalex.org/W1686420892","https://openalex.org/W1915662382","https://openalex.org/W1969529818","https://openalex.org/W2025787141","https://openalex.org/W2098129944","https://openalex.org/W2139342246","https://openalex.org/W2140729914","https://openalex.org/W2146558700","https://openalex.org/W2147657366","https://openalex.org/W2155919238","https://openalex.org/W2157481386","https://openalex.org/W2170382128","https://openalex.org/W2293877842","https://openalex.org/W2464177207","https://openalex.org/W2544732887","https://openalex.org/W2910602506","https://openalex.org/W2945284842","https://openalex.org/W2970545431","https://openalex.org/W2980612421","https://openalex.org/W3002568877","https://openalex.org/W3015998244","https://openalex.org/W3148466761","https://openalex.org/W4239416317","https://openalex.org/W4248618830","https://openalex.org/W6629425385","https://openalex.org/W6637151178","https://openalex.org/W6682873532","https://openalex.org/W6719768283","https://openalex.org/W6767737254"],"related_works":["https://openalex.org/W39373273","https://openalex.org/W2005635288","https://openalex.org/W1592982659","https://openalex.org/W1970479385","https://openalex.org/W1547865754","https://openalex.org/W2276000909","https://openalex.org/W2022477927","https://openalex.org/W2940837694","https://openalex.org/W2097819797","https://openalex.org/W2490611454"],"abstract_inverted_index":{"To":[0],"improve":[1],"reconfigurable":[2,22,114],"architectures'":[3],"programmability,":[4],"a":[5,43,74,97,106,113,129],"CGRA":[6,57],"named":[7],"X4CP32":[8,25],"was":[9,82],"proposed":[10],"in":[11],"early":[12],"2003.":[13],"With":[14],"two":[15],"execution":[16,19,23],"modes":[17],"(programming":[18],"mode":[20],"and":[21,62,71,79,90,102,105,123],"mode),":[24],"offered":[26],"an":[27,88],"architectural":[28],"model":[29],"providing":[30,77],"support":[31],"to":[32,117,120],"use":[33],"the":[34,49,65,68,85,110],"array":[35,108],"through":[36],"programming":[37],"or":[38,45],"configuration.":[39],"In":[40],"other":[41],"words,":[42],"statical":[44],"dynamical":[46],"procedure":[47],"defines":[48],"processing":[50],"elements'":[51],"operations.":[52],"This":[53],"paper":[54],"revisits":[55],"this":[56],"design":[58,86,111],"using":[59,94],"modern":[60,98],"techniques":[61],"tools,":[63],"notably":[64],"GEM5":[66],"simulator,":[67],"McPAT":[69],"framework,":[70],"CACTI.":[72],"Also,":[73],"hardware":[75],"unit":[76],"transparent":[78,101],"dynamic":[80,103],"reconfiguration":[81],"incorporated.":[83],"Furthermore,":[84],"replaced":[87],"unknown":[89],"naive":[91],"embedded":[92,99],"microprocessor":[93],"RISC-V.":[95],"Using":[96],"processor,":[100],"reconfiguration,":[104],"thin":[107],"allows":[109],"of":[112],"multicore":[115],"able":[116],"execute":[118],"up":[119],"88%":[121],"faster":[122],"with":[124],"55%":[125],"less":[126],"energy":[127],"than":[128],"regular":[130],"multicore.":[131],"(Abstract)":[132]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}