{"id":"https://openalex.org/W4386474840","doi":"https://doi.org/10.1109/isvlsi59464.2023.10238638","title":"FastNTT: Design and Evaluation of Modular-Reduction Based Fast NTT Design on FPGA","display_name":"FastNTT: Design and Evaluation of Modular-Reduction Based Fast NTT Design on FPGA","publication_year":2023,"publication_date":"2023-06-20","ids":{"openalex":"https://openalex.org/W4386474840","doi":"https://doi.org/10.1109/isvlsi59464.2023.10238638"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi59464.2023.10238638","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi59464.2023.10238638","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5101776543","display_name":"Harshita Gupta","orcid":"https://orcid.org/0000-0003-4362-7869"},"institutions":[{"id":"https://openalex.org/I162030827","display_name":"Thapar Institute of Engineering & Technology","ror":"https://ror.org/00wdq3744","country_code":"IN","type":"education","lineage":["https://openalex.org/I162030827"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Harshita Gupta","raw_affiliation_strings":["Thapar University"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Thapar University","institution_ids":["https://openalex.org/I162030827"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5024875953","display_name":"Mayank Kabra","orcid":"https://orcid.org/0009-0000-2304-3124"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Mayank Kabra","raw_affiliation_strings":["International Institute of Information Technology Bangalore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology Bangalore","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5092762682","display_name":"Asmita Zjigyasu","orcid":null},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Asmita Zjigyasu","raw_affiliation_strings":["International Institute of Information Technology Bangalore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology Bangalore","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061397479","display_name":"Madhav Rao","orcid":"https://orcid.org/0000-0003-2278-9148"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Madhav Rao","raw_affiliation_strings":["International Institute of Information Technology Bangalore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"International Institute of Information Technology Bangalore","institution_ids":["https://openalex.org/I181514455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":2.2677,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":{"value":0.90003532,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":90,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11693","display_name":"Cryptography and Residue Arithmetic","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1710","display_name":"Information Systems"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11130","display_name":"Coding theory and cryptography","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.7884403467178345},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7643969655036926},{"id":"https://openalex.org/keywords/cryptosystem","display_name":"Cryptosystem","score":0.5885660648345947},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5553742051124573},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.5458288192749023},{"id":"https://openalex.org/keywords/encryption","display_name":"Encryption","score":0.4975621998310089},{"id":"https://openalex.org/keywords/modular-design","display_name":"Modular design","score":0.45703306794166565},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.43037599325180054},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3473801016807556},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.18937218189239502}],"concepts":[{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.7884403467178345},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7643969655036926},{"id":"https://openalex.org/C6295992","wikidata":"https://www.wikidata.org/wiki/Q976521","display_name":"Cryptosystem","level":3,"score":0.5885660648345947},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5553742051124573},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.5458288192749023},{"id":"https://openalex.org/C148730421","wikidata":"https://www.wikidata.org/wiki/Q141090","display_name":"Encryption","level":2,"score":0.4975621998310089},{"id":"https://openalex.org/C101468663","wikidata":"https://www.wikidata.org/wiki/Q1620158","display_name":"Modular design","level":2,"score":0.45703306794166565},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.43037599325180054},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3473801016807556},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.18937218189239502},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi59464.2023.10238638","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi59464.2023.10238638","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W104209573","https://openalex.org/W1525538795","https://openalex.org/W2069285815","https://openalex.org/W2317906089","https://openalex.org/W2467320551","https://openalex.org/W2494078997","https://openalex.org/W2616692762","https://openalex.org/W2962697447","https://openalex.org/W2995995168","https://openalex.org/W3036016265","https://openalex.org/W3065439923","https://openalex.org/W3095421662","https://openalex.org/W3164170653","https://openalex.org/W3207133092","https://openalex.org/W4213335259","https://openalex.org/W4285264388","https://openalex.org/W6724049718","https://openalex.org/W6802233522"],"related_works":["https://openalex.org/W1612076744","https://openalex.org/W2129019972","https://openalex.org/W2038220260","https://openalex.org/W3164085601","https://openalex.org/W2126857316","https://openalex.org/W1522032972","https://openalex.org/W2113308450","https://openalex.org/W2139962137","https://openalex.org/W2340647897","https://openalex.org/W3139915793"],"abstract_inverted_index":{"Polynomial":[0],"multiplication":[1],"is":[2,10,26,237,294,304,311],"typically":[3],"employed":[4],"to":[5,33,49,62,108,135,144,186,313],"establish":[6],"secured":[7,324],"systems,":[8],"which":[9,265],"becoming":[11],"inevitable":[12],"for":[13,23,169,203,256,285,317],"many":[14],"financial":[15],"and":[16,52,89,103,123,147,163,182,192,201,205,230,275,307,310],"data":[17],"transaction":[18],"services.":[19],"However,":[20],"the":[21,41,64,86,91,100,109,119,148,154,211,289,327],"challenge":[22],"most":[24],"cryptosystems":[25,58],"in":[27,60,85,164,233,239,326],"attaining":[28],"a":[29,37,305],"computing":[30],"speed":[31],"similar":[32],"unsecured":[34],"systems.":[35,249],"For":[36],"critical":[38,272],"transactional":[39],"activity,":[40],"encrypting":[42],"process":[43],"lag":[44],"may":[45],"allow":[46],"cyber":[47],"miscreants":[48],"leak":[50],"information":[51],"have":[53],"irreparable":[54],"consequences.":[55],"Hence":[56],"faster":[57],"are":[59],"demand":[61],"serve":[63],"purpose":[65],"of":[66,121,131,180,199,228,235,282],"providing":[67],"security":[68,101],"at":[69,128],"no":[70],"computational":[71],"cost.":[72],"The":[73,94,250,299],"Number":[74],"theoretic":[75],"transform":[76],"(NTT)":[77],"allows":[78],"compute-latency":[79,234],"enhancements":[80],"by":[81,210],"multiplying":[82],"higher-order":[83],"polynomials":[84],"transformed":[87],"domain":[88],"achieve":[90],"necessary":[92],"output.":[93],"hardware":[95,139,212,251,268,302],"NTT":[96,132,141,159,287,292,301],"design":[97,136,142,150,241,244,252,276,309,321],"further":[98,152],"tightens":[99],"aspect":[102],"additionally":[104],"offers":[105],"power-performance":[106],"benefits":[107,120],"system.":[110],"In":[111],"this":[112],"paper,":[113],"Longa-Naehrig":[114],"reduction":[115,125],"technique":[116,215],"accompanied":[117],"with":[118,156,184,218,279],"Montgomery":[122],"Barett":[124],"was":[126,151,208,253],"adopted":[127,316],"different":[129],"stages":[130],"sequence":[133],"generation,":[134],"FPGA":[137,162,176,248],"based":[138],"accelerator":[140,303],"referred":[143],"as":[145,271],"FastNTT,":[146],"same":[149,155],"evaluated":[153],"state-of-the-art":[157],"(SOTA)":[158],"implementation":[160,189],"on":[161,175,190,193,223,247],"CPU":[165,194],"system.The":[166],"FastNTT":[167,214,240],"scheme":[168,293],"generating":[170,286],"1024":[171],"sequence,":[172,288],"when":[173,216,245],"designed":[174,213,222],"offered":[177],"performance":[178,306],"improvement":[179,232],"87.30%":[181,236],"98%":[183],"respect":[185],"corresponding":[187,220],"SOTA":[188,221,243],"FPGA,":[191],"respectively.":[195],"Hardware":[196],"resource":[197],"savings":[198,227],"93.75%":[200],"88.57%":[202],"flipflops":[204],"BRAM":[206],"respectively":[207],"noted":[209],"compared":[217],"its":[219],"FPGA.":[224],"A":[225],"power":[226],"83.5%,":[229],"an":[231],"achieved":[238],"over":[242,296],"implemented":[246],"also":[254],"synthesized":[255],"ASIC":[257],"flow":[258],"using":[259],"130":[260],"nm":[261],"skywater":[262],"technology":[263],"library,":[264],"showcased":[266],"comparable":[267],"metrics":[269],"such":[270],"path":[273],"delay,":[274],"footprint,":[277],"however":[278],"reduced":[280],"number":[281],"clock":[283],"cycles":[284],"proposed":[290,300],"fast":[291],"preferred":[295],"other":[297],"methods.":[298],"power-efficient":[308],"expected":[312],"be":[314],"heavily":[315],"polynomial":[318],"multiplier":[319],"module":[320],"towards":[322],"designing":[323],"systems":[325],"future.":[328]},"counts_by_year":[{"year":2025,"cited_by_count":6},{"year":2024,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}