{"id":"https://openalex.org/W4386474838","doi":"https://doi.org/10.1109/isvlsi59464.2023.10238584","title":"CellFlow: Automated Standard Cell Design Flow","display_name":"CellFlow: Automated Standard Cell Design Flow","publication_year":2023,"publication_date":"2023-06-20","ids":{"openalex":"https://openalex.org/W4386474838","doi":"https://doi.org/10.1109/isvlsi59464.2023.10238584"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi59464.2023.10238584","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi59464.2023.10238584","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055771008","display_name":"H C Prashanth","orcid":null},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"H C Prashanth","raw_affiliation_strings":["IIIT-Bangalore,Bangalore,India","IIIT-Bangalore, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"IIIT-Bangalore,Bangalore,India","institution_ids":["https://openalex.org/I181514455"]},{"raw_affiliation_string":"IIIT-Bangalore, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5046237632","display_name":"Prashanth Jonna","orcid":null},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Prashanth Jonna","raw_affiliation_strings":["IIIT-Bangalore,Bangalore,India","IIIT-Bangalore, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"IIIT-Bangalore,Bangalore,India","institution_ids":["https://openalex.org/I181514455"]},{"raw_affiliation_string":"IIIT-Bangalore, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5061397479","display_name":"Madhav Rao","orcid":"https://orcid.org/0000-0003-2278-9148"},"institutions":[{"id":"https://openalex.org/I181514455","display_name":"International Institute of Information Technology Bangalore","ror":"https://ror.org/05h9eqy10","country_code":"IN","type":"education","lineage":["https://openalex.org/I181514455"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Madhav Rao","raw_affiliation_strings":["IIIT-Bangalore,Bangalore,India","IIIT-Bangalore, Bangalore, India"],"affiliations":[{"raw_affiliation_string":"IIIT-Bangalore,Bangalore,India","institution_ids":["https://openalex.org/I181514455"]},{"raw_affiliation_string":"IIIT-Bangalore, Bangalore, India","institution_ids":["https://openalex.org/I181514455"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":["https://openalex.org/A5055771008"],"corresponding_institution_ids":["https://openalex.org/I181514455"],"apc_list":null,"apc_paid":null,"fwci":0.5237,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.71475972,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"5"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9986000061035156,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9976999759674072,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.9183606505393982},{"id":"https://openalex.org/keywords/netlist","display_name":"Netlist","score":0.9070769548416138},{"id":"https://openalex.org/keywords/application-specific-integrated-circuit","display_name":"Application-specific integrated circuit","score":0.7004199028015137},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6386114358901978},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.5850145816802979},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.5613300800323486},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4339315891265869},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4309617578983307},{"id":"https://openalex.org/keywords/multiplexer","display_name":"Multiplexer","score":0.42723801732063293},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.42664116621017456},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.41756555438041687},{"id":"https://openalex.org/keywords/electronic-design-automation","display_name":"Electronic design automation","score":0.41440027952194214},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.41089940071105957},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.3512200117111206},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.31817370653152466},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.26104736328125},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.20034903287887573},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18496844172477722},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.11012381315231323}],"concepts":[{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.9183606505393982},{"id":"https://openalex.org/C177650935","wikidata":"https://www.wikidata.org/wiki/Q1760303","display_name":"Netlist","level":2,"score":0.9070769548416138},{"id":"https://openalex.org/C77390884","wikidata":"https://www.wikidata.org/wiki/Q217302","display_name":"Application-specific integrated circuit","level":2,"score":0.7004199028015137},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6386114358901978},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.5850145816802979},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.5613300800323486},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4339315891265869},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4309617578983307},{"id":"https://openalex.org/C70970002","wikidata":"https://www.wikidata.org/wiki/Q189434","display_name":"Multiplexer","level":3,"score":0.42723801732063293},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.42664116621017456},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.41756555438041687},{"id":"https://openalex.org/C64260653","wikidata":"https://www.wikidata.org/wiki/Q1194864","display_name":"Electronic design automation","level":2,"score":0.41440027952194214},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.41089940071105957},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.3512200117111206},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.31817370653152466},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.26104736328125},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.20034903287887573},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18496844172477722},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.11012381315231323},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi59464.2023.10238584","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi59464.2023.10238584","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","score":0.6299999952316284,"display_name":"Industry, innovation and infrastructure"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":8,"referenced_works":["https://openalex.org/W2149362532","https://openalex.org/W2766143712","https://openalex.org/W3037333704","https://openalex.org/W3195669075","https://openalex.org/W3206167336","https://openalex.org/W4205686972","https://openalex.org/W4244408760","https://openalex.org/W4292333472"],"related_works":["https://openalex.org/W2171793444","https://openalex.org/W2503215586","https://openalex.org/W2543084892","https://openalex.org/W4386859294","https://openalex.org/W2743305891","https://openalex.org/W1965232212","https://openalex.org/W3205162826","https://openalex.org/W2151657833","https://openalex.org/W4321510758","https://openalex.org/W2070693700"],"abstract_inverted_index":{"The":[0,94,140,156],"existing":[1,29],"flow":[2,30,51],"for":[3,36,113,164],"creating":[4],"standard":[5,48,91,106,147,159],"cell":[6,19,49,67,92,107,160],"library":[7,50,161],"is":[8,62,97],"industry":[9],"protected,":[10],"with":[11,53],"minimum":[12],"options":[13,35],"to":[14,59,64,78,87,99,128,144],"tweak":[15],"and":[16,45,81,120,153,170],"improve":[17],"the":[18,28,37,90,101,130,135],"properties.":[20],"Open-Source":[21],"ASIC":[22],"tools":[23],"are":[24,110],"constantly":[25],"emerging.":[26],"However,":[27],"does":[31],"not":[32],"offer":[33],"any":[34],"realization":[38],"of":[39],"custom":[40,47,66,105,146,158],"cells.":[41],"Hence":[42],"a":[43,54],"novel":[44],"reliable":[46],"integrated":[52],"robust":[55],"optimization":[56],"scheme":[57],"referred":[58],"as":[60],"CellFlow":[61,141],"introduced":[63],"establish":[65],"design.":[68,139],"Cartesian":[69],"genetic":[70],"programming":[71],"(CGP),":[72],"an":[73],"evolutionary":[74],"algorithm,":[75],"was":[76,126,142,162],"employed":[77,143],"generate":[79],"optimized":[80],"hardware":[82,114],"efficient":[83],"transistor":[84,104],"level":[85],"designs":[86],"incorporate":[88],"in":[89],"flow.":[93],"CGP":[95,136],"algorithm":[96],"configured":[98],"render":[100],"fewest":[102],"count":[103],"designs,":[108],"which":[109],"then":[111],"characterized":[112],"metrics,":[115],"including":[116,149],"power,":[117],"delay,":[118],"area,":[119],"layout.":[121],"Further":[122],"particle-swarm-optimization":[123],"(PSO)":[124],"method":[125],"adopted":[127],"optimize":[129],"spice":[131],"netlist":[132],"evolved":[133],"from":[134],"synthesized":[137,177],"transistor-level":[138],"develop":[145],"cells,":[148],"compressors,":[150],"full-adders,":[151],"multipliers,":[152],"multiplexers":[154],"designs.":[155],"developed":[157],"validated":[163],"4$\\times$":[165],"4":[166],"Systolic":[167],"array":[168],"architecture":[169],"PICO-RV32":[171],"RISCV":[172],"core":[173],"design,":[174],"showing":[175],"expected":[176],"results.":[178]},"counts_by_year":[{"year":2025,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}