{"id":"https://openalex.org/W4386486816","doi":"https://doi.org/10.1109/isvlsi59464.2023.10238503","title":"A Compact Ferroelectric 2T-(n+1)C Cell to Implement AND-OR Logic in Memory","display_name":"A Compact Ferroelectric 2T-(n+1)C Cell to Implement AND-OR Logic in Memory","publication_year":2023,"publication_date":"2023-06-20","ids":{"openalex":"https://openalex.org/W4386486816","doi":"https://doi.org/10.1109/isvlsi59464.2023.10238503"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi59464.2023.10238503","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi59464.2023.10238503","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5042306977","display_name":"Yi Xiao","orcid":"https://orcid.org/0000-0001-5228-9916"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"Yi Xiao","raw_affiliation_strings":["The Pennsylvania State University"],"affiliations":[{"raw_affiliation_string":"The Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5008477208","display_name":"Yixin Xu","orcid":"https://orcid.org/0000-0001-6393-8635"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Yixin Xu","raw_affiliation_strings":["The Pennsylvania State University"],"affiliations":[{"raw_affiliation_string":"The Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026610593","display_name":"Shan Deng","orcid":"https://orcid.org/0000-0003-1137-8626"},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Shan Deng","raw_affiliation_strings":["Rochester Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Rochester Institute of Technology","institution_ids":["https://openalex.org/I155173764"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049877206","display_name":"Zijian Zhao","orcid":"https://orcid.org/0000-0001-5191-6447"},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Zijian Zhao","raw_affiliation_strings":["Rochester Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Rochester Institute of Technology","institution_ids":["https://openalex.org/I155173764"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5021884109","display_name":"Sumitha George","orcid":"https://orcid.org/0000-0002-5924-8807"},"institutions":[{"id":"https://openalex.org/I57328836","display_name":"North Dakota State University","ror":"https://ror.org/05h1bnb22","country_code":"US","type":"education","lineage":["https://openalex.org/I57328836"]},{"id":"https://openalex.org/I125467818","display_name":"Dakota State University","ror":"https://ror.org/016yv6y68","country_code":"US","type":"education","lineage":["https://openalex.org/I125467818"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sumitha George","raw_affiliation_strings":["North Dakota State University"],"affiliations":[{"raw_affiliation_string":"North Dakota State University","institution_ids":["https://openalex.org/I125467818","https://openalex.org/I57328836"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5075633314","display_name":"Kai Ni","orcid":"https://orcid.org/0000-0002-3628-3431"},"institutions":[{"id":"https://openalex.org/I155173764","display_name":"Rochester Institute of Technology","ror":"https://ror.org/00v4yb702","country_code":"US","type":"education","lineage":["https://openalex.org/I155173764"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Kai Ni","raw_affiliation_strings":["Rochester Institute of Technology"],"affiliations":[{"raw_affiliation_string":"Rochester Institute of Technology","institution_ids":["https://openalex.org/I155173764"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5101919131","display_name":"Vijaykrishnan Narayanan","orcid":"https://orcid.org/0000-0001-6266-6068"},"institutions":[{"id":"https://openalex.org/I130769515","display_name":"Pennsylvania State University","ror":"https://ror.org/04p491231","country_code":"US","type":"education","lineage":["https://openalex.org/I130769515"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Vijaykrishnan Narayanan","raw_affiliation_strings":["The Pennsylvania State University"],"affiliations":[{"raw_affiliation_string":"The Pennsylvania State University","institution_ids":["https://openalex.org/I130769515"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":7,"corresponding_author_ids":["https://openalex.org/A5042306977"],"corresponding_institution_ids":["https://openalex.org/I130769515"],"apc_list":null,"apc_paid":null,"fwci":0.5355,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.65068121,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10502","display_name":"Advanced Memory and Neural Computing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T12808","display_name":"Ferroelectric and Negative Capacitance Devices","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/ferroelectric-ram","display_name":"Ferroelectric RAM","score":0.925503134727478},{"id":"https://openalex.org/keywords/ferroelectricity","display_name":"Ferroelectricity","score":0.6679731011390686},{"id":"https://openalex.org/keywords/memory-cell","display_name":"Memory cell","score":0.568448543548584},{"id":"https://openalex.org/keywords/ferroelectric-capacitor","display_name":"Ferroelectric capacitor","score":0.5423089265823364},{"id":"https://openalex.org/keywords/non-volatile-memory","display_name":"Non-volatile memory","score":0.5187440514564514},{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.5082847476005554},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.484954833984375},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.4779684245586395},{"id":"https://openalex.org/keywords/magnetoresistive-random-access-memory","display_name":"Magnetoresistive random-access memory","score":0.44618621468544006},{"id":"https://openalex.org/keywords/bottleneck","display_name":"Bottleneck","score":0.4169902205467224},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4089224934577942},{"id":"https://openalex.org/keywords/optoelectronics","display_name":"Optoelectronics","score":0.3985164165496826},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.3566221296787262},{"id":"https://openalex.org/keywords/random-access-memory","display_name":"Random access memory","score":0.3502510190010071},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3421275019645691},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.27794337272644043},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.27165722846984863},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.17250198125839233},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.12602755427360535},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.12307843565940857},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.08992159366607666}],"concepts":[{"id":"https://openalex.org/C161164327","wikidata":"https://www.wikidata.org/wiki/Q703656","display_name":"Ferroelectric RAM","level":4,"score":0.925503134727478},{"id":"https://openalex.org/C79090758","wikidata":"https://www.wikidata.org/wiki/Q1045739","display_name":"Ferroelectricity","level":3,"score":0.6679731011390686},{"id":"https://openalex.org/C2776638159","wikidata":"https://www.wikidata.org/wiki/Q18343761","display_name":"Memory cell","level":4,"score":0.568448543548584},{"id":"https://openalex.org/C189366214","wikidata":"https://www.wikidata.org/wiki/Q4103842","display_name":"Ferroelectric capacitor","level":4,"score":0.5423089265823364},{"id":"https://openalex.org/C177950962","wikidata":"https://www.wikidata.org/wiki/Q10997658","display_name":"Non-volatile memory","level":2,"score":0.5187440514564514},{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.5082847476005554},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.484954833984375},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.4779684245586395},{"id":"https://openalex.org/C46891859","wikidata":"https://www.wikidata.org/wiki/Q1061546","display_name":"Magnetoresistive random-access memory","level":3,"score":0.44618621468544006},{"id":"https://openalex.org/C2780513914","wikidata":"https://www.wikidata.org/wiki/Q18210350","display_name":"Bottleneck","level":2,"score":0.4169902205467224},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4089224934577942},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.3985164165496826},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.3566221296787262},{"id":"https://openalex.org/C2994168587","wikidata":"https://www.wikidata.org/wiki/Q5295","display_name":"Random access memory","level":2,"score":0.3502510190010071},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3421275019645691},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.27794337272644043},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.27165722846984863},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.17250198125839233},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.12602755427360535},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.12307843565940857},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.08992159366607666},{"id":"https://openalex.org/C133386390","wikidata":"https://www.wikidata.org/wiki/Q184996","display_name":"Dielectric","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi59464.2023.10238503","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi59464.2023.10238503","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2023 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320332359","display_name":"Office of Science","ror":"https://ror.org/00mmn6b08"},{"id":"https://openalex.org/F4320338420","display_name":"Energy Frontier Research Centers","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":18,"referenced_works":["https://openalex.org/W1625170149","https://openalex.org/W2108880814","https://openalex.org/W2110408345","https://openalex.org/W2342993049","https://openalex.org/W2792893539","https://openalex.org/W2805362231","https://openalex.org/W2913902313","https://openalex.org/W2979874885","https://openalex.org/W3005566134","https://openalex.org/W3005860055","https://openalex.org/W3023109978","https://openalex.org/W3109708494","https://openalex.org/W3137637417","https://openalex.org/W3189512725","https://openalex.org/W4221118949","https://openalex.org/W4317794236","https://openalex.org/W4360607286","https://openalex.org/W4382657954"],"related_works":["https://openalex.org/W4206753316","https://openalex.org/W2342993049","https://openalex.org/W2483284932","https://openalex.org/W2520141091","https://openalex.org/W2099729013","https://openalex.org/W3005566134","https://openalex.org/W4239770751","https://openalex.org/W2108310091","https://openalex.org/W2750773311","https://openalex.org/W2079003009"],"abstract_inverted_index":{"With":[0],"the":[1,20,60,92,134,139,155,180,188,191,197],"proliferation":[2],"of":[3,94,142,157,184,200],"data-intensive":[4],"applications,":[5],"various":[6],"logic-in-memory":[7],"(LIM)/":[8],"in-memory":[9],"computing":[10],"(IMC)":[11],"solutions":[12,16],"are":[13,53],"emerging.":[14],"These":[15],"aim":[17],"to":[18,64,70,86],"mitigate":[19],"von":[21],"Neumann":[22],"bottleneck":[23],"caused":[24],"by":[25,121,149,163],"frequent":[26],"data":[27],"transfer":[28],"between":[29],"computational":[30],"units":[31],"and":[32,47,104,113,128,167,186],"memory":[33,42,56],"arrays.":[34],"Ferroelectric":[35],"devices":[36],"such":[37],"as":[38],"ferroelectric":[39,44,48,81],"random":[40],"access":[41],"(FeRAM),":[43],"FET":[45],"(FeFET)":[46],"tunnel":[49],"junction":[50],"(FTJ)":[51],"etc.,":[52],"promising":[54],"nonvolatile":[55],"(NVM)":[57],"candidates":[58],"for":[59,187],"LIM":[61,84],"application":[62],"due":[63],"their":[65],"lower":[66],"write":[67,112],"power":[68],"compared":[69],"competing":[71],"NVM":[72],"technologies.":[73],"In":[74,99],"this":[75],"work,":[76],"we":[77],"propose":[78],"a":[79,158,174],"compact":[80],"2T-(n+1)":[82],"C":[83],"cell":[85],"implement":[87],"ANDOR":[88],"logic":[89,119,161],"based":[90],"on":[91],"concept":[93],"quasi-nondestructive":[95],"readout":[96],"(QNRO)":[97],"FeRAM.":[98],"comparison":[100],"with":[101,179,196],"1T-1C":[102],"FeRAM":[103],"1T":[105],"FeFET,":[106],"our":[107,122,143],"structure":[108],"has":[109,124],"both":[110],"distinguished":[111],"read":[114],"characteristics.":[115],"The":[116,170],"n-bit":[117],"AND-OR":[118,160],"accomplished":[120],"design":[123,144],"$2\\mathrm{n}\\times$":[125],"performance":[126],"improvement":[127],"$5.1\\times$":[129],"integration":[130],"density":[131],"gain":[132],"against":[133],"conventional":[135],"CMOS":[136],"logic.":[137],"Additionally,":[138],"area":[140],"efficiency":[141],"can":[145],"be":[146],"further":[147],"enhanced":[148],"3D":[150],"integration.":[151],"We":[152],"then":[153],"verify":[154],"correctness":[156],"3-bit":[159],"gate":[162],"conducting":[164],"circuit":[165],"simulation":[166,171],"device":[168],"experiments.":[169],"results":[172,190],"demonstrate":[173],"$\\sim":[175],"70$":[176],"ON/OFF":[177,181],"ratio":[178,193],"current":[182,198],"window":[183,199],"$\\gt866\\mathrm{nA}$,":[185],"experimental":[189],"$\\mathrm{ON}/\\mathrm{OFF}$":[192],"is":[194],"3.8":[195],"$\\gt68\\mu\\mathrm{A}$.":[201]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}