{"id":"https://openalex.org/W1991896026","doi":"https://doi.org/10.1109/isvlsi.2013.6654645","title":"Memory subsystem architecture design for multimedia applications","display_name":"Memory subsystem architecture design for multimedia applications","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W1991896026","doi":"https://doi.org/10.1109/isvlsi.2013.6654645","mag":"1991896026"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2013.6654645","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2013.6654645","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5003777072","display_name":"Alexsandro Crist\u00f3v\u00e3o Bonatto","orcid":"https://orcid.org/0000-0001-9704-6491"},"institutions":[{"id":"https://openalex.org/I2801049591","display_name":"Instituto Federal de Educa\u00e7\u00e3o, Ci\u00eancia e Tecnologia do Rio Grande do Sul","ror":"https://ror.org/008p1v134","country_code":"BR","type":"education","lineage":["https://openalex.org/I1293487690","https://openalex.org/I2801049591","https://openalex.org/I2801200668"]}],"countries":["BR"],"is_corresponding":true,"raw_author_name":"Alexsandro C. Bonatto","raw_affiliation_strings":["Restinga Campus, Federal Institute of Rio Grande do Sul, Porto Alegre, Brazil","Fed. Inst. of Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Restinga Campus, Federal Institute of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I2801049591"]},{"raw_affiliation_string":"Fed. Inst. of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5043190662","display_name":"Altamiro Susin","orcid":"https://orcid.org/0000-0001-7034-5336"},"institutions":[{"id":"https://openalex.org/I94328231","display_name":"University of Rio Grande and Rio Grande Community College","ror":"https://ror.org/02sghbs34","country_code":"US","type":"education","lineage":["https://openalex.org/I94328231"]},{"id":"https://openalex.org/I2801049591","display_name":"Instituto Federal de Educa\u00e7\u00e3o, Ci\u00eancia e Tecnologia do Rio Grande do Sul","ror":"https://ror.org/008p1v134","country_code":"BR","type":"education","lineage":["https://openalex.org/I1293487690","https://openalex.org/I2801049591","https://openalex.org/I2801200668"]}],"countries":["BR","US"],"is_corresponding":false,"raw_author_name":"Altamiro A. Susin","raw_affiliation_strings":["Restinga Campus, Federal Institute of Rio Grande do Sul, Porto Alegre, Brazil","Electr. Eng. Dept., Fed. Univ. of Rio Grande do Sul, Porto Alegre, Brazil"],"affiliations":[{"raw_affiliation_string":"Restinga Campus, Federal Institute of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I2801049591"]},{"raw_affiliation_string":"Electr. Eng. Dept., Fed. Univ. of Rio Grande do Sul, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I94328231"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5003777072"],"corresponding_institution_ids":["https://openalex.org/I2801049591"],"apc_list":null,"apc_paid":null,"fwci":0.9456,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.74573699,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"213","last_page":"214"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8451765179634094},{"id":"https://openalex.org/keywords/registered-memory","display_name":"Registered memory","score":0.679821252822876},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.6425884366035461},{"id":"https://openalex.org/keywords/interleaved-memory","display_name":"Interleaved memory","score":0.6409324407577515},{"id":"https://openalex.org/keywords/memory-map","display_name":"Memory map","score":0.6215893626213074},{"id":"https://openalex.org/keywords/flat-memory-model","display_name":"Flat memory model","score":0.5830718874931335},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.5343890190124512},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5313549637794495},{"id":"https://openalex.org/keywords/extended-memory","display_name":"Extended memory","score":0.5137987732887268},{"id":"https://openalex.org/keywords/memory-refresh","display_name":"Memory refresh","score":0.47627967596054077},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4648992121219635},{"id":"https://openalex.org/keywords/computing-with-memory","display_name":"Computing with Memory","score":0.46071845293045044},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4598141610622406},{"id":"https://openalex.org/keywords/memory-hierarchy","display_name":"Memory hierarchy","score":0.4474383592605591},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4312627613544464},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.39478573203086853},{"id":"https://openalex.org/keywords/computer-memory","display_name":"Computer memory","score":0.3919810652732849},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.3474229574203491},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1795821189880371}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8451765179634094},{"id":"https://openalex.org/C93446704","wikidata":"https://www.wikidata.org/wiki/Q449328","display_name":"Registered memory","level":3,"score":0.679821252822876},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.6425884366035461},{"id":"https://openalex.org/C63511323","wikidata":"https://www.wikidata.org/wiki/Q908936","display_name":"Interleaved memory","level":4,"score":0.6409324407577515},{"id":"https://openalex.org/C74426580","wikidata":"https://www.wikidata.org/wiki/Q719484","display_name":"Memory map","level":3,"score":0.6215893626213074},{"id":"https://openalex.org/C57863822","wikidata":"https://www.wikidata.org/wiki/Q905488","display_name":"Flat memory model","level":4,"score":0.5830718874931335},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.5343890190124512},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5313549637794495},{"id":"https://openalex.org/C171675096","wikidata":"https://www.wikidata.org/wiki/Q1143380","display_name":"Extended memory","level":4,"score":0.5137987732887268},{"id":"https://openalex.org/C87907426","wikidata":"https://www.wikidata.org/wiki/Q6815755","display_name":"Memory refresh","level":4,"score":0.47627967596054077},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4648992121219635},{"id":"https://openalex.org/C152890283","wikidata":"https://www.wikidata.org/wiki/Q4129922","display_name":"Computing with Memory","level":5,"score":0.46071845293045044},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4598141610622406},{"id":"https://openalex.org/C2778100165","wikidata":"https://www.wikidata.org/wiki/Q1589327","display_name":"Memory hierarchy","level":3,"score":0.4474383592605591},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4312627613544464},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.39478573203086853},{"id":"https://openalex.org/C92855701","wikidata":"https://www.wikidata.org/wiki/Q5830907","display_name":"Computer memory","level":3,"score":0.3919810652732849},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.3474229574203491},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1795821189880371},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C115537543","wikidata":"https://www.wikidata.org/wiki/Q165596","display_name":"Cache","level":2,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi.2013.6654645","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2013.6654645","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.7300000190734863,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":6,"referenced_works":["https://openalex.org/W2044064773","https://openalex.org/W2046995247","https://openalex.org/W2126308254","https://openalex.org/W2151950158","https://openalex.org/W2153882937","https://openalex.org/W4234790801"],"related_works":["https://openalex.org/W773491645","https://openalex.org/W2491097902","https://openalex.org/W2782503170","https://openalex.org/W2612506697","https://openalex.org/W2047684617","https://openalex.org/W2136272868","https://openalex.org/W2769869222","https://openalex.org/W1991896026","https://openalex.org/W2069490402","https://openalex.org/W266440567"],"abstract_inverted_index":{"Multimedia":[0],"applications":[1],"for":[2,74,82],"processing":[3],"high":[4,16,19],"resolution":[5],"video,":[6],"data":[7,46],"and":[8,18,35,44],"audio":[9],"sequences":[10],"are":[11],"known":[12],"to":[13,51],"require":[14],"a":[15,62,69,75,86],"speed":[17],"density":[20],"memory":[21,30,36,41,59,70,88],"port.":[22],"Several":[23],"hardware":[24],"modules":[25,55],"accessing":[26],"the":[27,40,53],"same":[28],"main":[29],"simultaneously":[31],"generate":[32],"concurrent":[33],"accesses":[34],"conflicts,":[37],"which":[38],"reduce":[39],"port":[42],"bandwidth":[43],"increase":[45],"latency.":[47],"This":[48],"paper":[49],"proposes":[50],"integrate":[52],"SoC":[54,77],"using":[56],"an":[57,79],"intelligent":[58],"controller,":[60],"in":[61,85],"memory-centric":[63],"design":[64,72],"approach.":[65],"Also,":[66],"it":[67],"presents":[68],"system":[71],"analysis":[73],"multimedia":[76],"with":[78],"analytical":[80],"model":[81],"latency":[83],"reduction":[84],"multi-level":[87],"hierarchy.":[89]},"counts_by_year":[{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}