{"id":"https://openalex.org/W2036472714","doi":"https://doi.org/10.1109/isvlsi.2013.6654639","title":"Iterative remapping respecting timing constraints","display_name":"Iterative remapping respecting timing constraints","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W2036472714","doi":"https://doi.org/10.1109/isvlsi.2013.6654639","mag":"2036472714"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2013.6654639","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2013.6654639","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Lucas Machado","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Lucas Machado","raw_affiliation_strings":["PGMICRO, UFRGS, Porto Alegre, RS, Brazil","PPGC/UFRGS, Porto Alegre, Brazil#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMICRO, UFRGS, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PPGC/UFRGS, Porto Alegre, Brazil#TAB#","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5076835601","display_name":"Mayler G. A. Martins","orcid":"https://orcid.org/0000-0002-2848-2190"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Mayler G. A. Martins","raw_affiliation_strings":["PGMICRO, UFRGS, Porto Alegre, RS, Brazil","PGMicro-UFRGS, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMICRO, UFRGS, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PGMicro-UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5105354099","display_name":"Vinicius Callegaro","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vinicius Callegaro","raw_affiliation_strings":["PPGC, UFRGS, Porto Alegre, RS, Brazil","PPGC/UFRGS, Porto Alegre, Brazil#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PPGC, UFRGS, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PPGC/UFRGS, Porto Alegre, Brazil#TAB#","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renato P. Ribas","raw_affiliation_strings":["PPGC, UFRGS, Porto Alegre, RS, Brazil","PGMicro-UFRGS, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PPGC, UFRGS, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PGMicro-UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andre I. Reis","raw_affiliation_strings":["PPGC, UFRGS, Porto Alegre, RS, Brazil","PGMicro-UFRGS, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PPGC, UFRGS, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"PGMicro-UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I130442723"],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"236","last_page":"241"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/exploit","display_name":"Exploit","score":0.8279138803482056},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7544082403182983},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.6542648673057556},{"id":"https://openalex.org/keywords/iterative-refinement","display_name":"Iterative refinement","score":0.597620964050293},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5771150588989258},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.576546847820282},{"id":"https://openalex.org/keywords/simple","display_name":"Simple (philosophy)","score":0.5064488649368286},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.48910194635391235},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.48294252157211304},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.4649461805820465},{"id":"https://openalex.org/keywords/iterative-method","display_name":"Iterative method","score":0.460782915353775},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.44909319281578064},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3586423397064209},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.35508275032043457},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.10049650073051453},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.095618337392807}],"concepts":[{"id":"https://openalex.org/C165696696","wikidata":"https://www.wikidata.org/wiki/Q11287","display_name":"Exploit","level":2,"score":0.8279138803482056},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7544082403182983},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.6542648673057556},{"id":"https://openalex.org/C2779982483","wikidata":"https://www.wikidata.org/wiki/Q6094420","display_name":"Iterative refinement","level":2,"score":0.597620964050293},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5771150588989258},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.576546847820282},{"id":"https://openalex.org/C2780586882","wikidata":"https://www.wikidata.org/wiki/Q7520643","display_name":"Simple (philosophy)","level":2,"score":0.5064488649368286},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.48910194635391235},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.48294252157211304},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.4649461805820465},{"id":"https://openalex.org/C159694833","wikidata":"https://www.wikidata.org/wiki/Q2321565","display_name":"Iterative method","level":2,"score":0.460782915353775},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.44909319281578064},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3586423397064209},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.35508275032043457},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.10049650073051453},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.095618337392807},{"id":"https://openalex.org/C111472728","wikidata":"https://www.wikidata.org/wiki/Q9471","display_name":"Epistemology","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C38652104","wikidata":"https://www.wikidata.org/wiki/Q3510521","display_name":"Computer security","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C138885662","wikidata":"https://www.wikidata.org/wiki/Q5891","display_name":"Philosophy","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi.2013.6654639","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2013.6654639","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9","score":0.49000000953674316}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W33927306","https://openalex.org/W35668030","https://openalex.org/W58002180","https://openalex.org/W658677875","https://openalex.org/W1913908537","https://openalex.org/W1986409182","https://openalex.org/W2007222771","https://openalex.org/W2015987974","https://openalex.org/W2025617772","https://openalex.org/W2046150203","https://openalex.org/W2063175208","https://openalex.org/W2097749440","https://openalex.org/W2100955320","https://openalex.org/W2125803098","https://openalex.org/W2128531054","https://openalex.org/W2129183345","https://openalex.org/W2130804120","https://openalex.org/W2137753585","https://openalex.org/W2145662933","https://openalex.org/W2163156820","https://openalex.org/W2294502317","https://openalex.org/W3151084440","https://openalex.org/W4239323126","https://openalex.org/W4252590738","https://openalex.org/W6601412428","https://openalex.org/W6675636599","https://openalex.org/W6678753650","https://openalex.org/W6681400934","https://openalex.org/W6697174721"],"related_works":["https://openalex.org/W29481652","https://openalex.org/W4248668797","https://openalex.org/W2110968362","https://openalex.org/W4238178324","https://openalex.org/W818963952","https://openalex.org/W1939541994","https://openalex.org/W1851795671","https://openalex.org/W2146663621","https://openalex.org/W2059422871","https://openalex.org/W1966764473"],"abstract_inverted_index":{"This":[0],"paper":[1],"proposes":[2],"a":[3,86,114],"novel":[4],"iterative":[5,81],"remapping":[6,82],"approach":[7,83],"for":[8,46,113],"area":[9,95,103],"reduction":[10],"while":[11,42],"still":[12],"respecting":[13,97],"the":[14,18,65],"timing":[15,40,99],"constraints":[16,41],"of":[17,23,59,62,89,105,116,120],"design":[19],"specification.":[20],"The":[21,79],"use":[22],"complex":[24,63,74],"gates":[25],"can":[26,84],"potentially":[27],"reduce":[28],"cell":[29],"area,":[30],"but":[31],"they":[32],"have":[33],"to":[34,38,71,111],"be":[35],"chosen":[36],"wisely":[37],"preserve":[39],"remapping.":[43],"Commercial":[44],"tools":[45],"logic":[47,90],"synthesis":[48],"work":[49],"better":[50,72],"with":[51],"simple":[52],"cells":[53,75],"and":[54,96,109],"are":[55],"not":[56],"fully":[57],"capable":[58],"taking":[60],"advantage":[61],"cells;":[64],"strategy":[66],"proposed":[67,80],"herein":[68],"is":[69],"aimed":[70],"exploit":[73,85],"during":[76],"technology":[77],"mapping.":[78],"larger":[87],"amount":[88],"gates,":[91],"reducing":[92],"global":[93,98],"circuit":[94],"constraints.":[100],"Experiments":[101],"show":[102],"improvement":[104],"8%":[106],"on":[107],"average":[108],"up":[110],"15%":[112],"subset":[115],"combinational":[117],"mapped":[118],"circuits":[119],"IWLS":[121],"2005":[122],"benchmarks.":[123]},"counts_by_year":[{"year":2024,"cited_by_count":1},{"year":2022,"cited_by_count":2},{"year":2019,"cited_by_count":2},{"year":2018,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}