{"id":"https://openalex.org/W2047949737","doi":"https://doi.org/10.1109/isvlsi.2013.6654638","title":"Logic synthesis for manufacturability considering regularity and lithography printability","display_name":"Logic synthesis for manufacturability considering regularity and lithography printability","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W2047949737","doi":"https://doi.org/10.1109/isvlsi.2013.6654638","mag":"2047949737"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2013.6654638","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2013.6654638","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"http://hdl.handle.net/2117/22528","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":null,"display_name":"Lucas Machado","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Lucas Machado","raw_affiliation_strings":["PGMICRO/, Porto Alegre, RS, Brazil","Inst. of Inf., UFRGS, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMICRO/, Porto Alegre, RS, Brazil","institution_ids":[]},{"raw_affiliation_string":"Inst. of Inf., UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5069159349","display_name":"Vin\u00edcius Dal","orcid":null},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Vinicius Dal Bem","raw_affiliation_strings":["PGMICRO/, Porto Alegre, RS, Brazil","Inst. of Inf., UFRGS, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PGMICRO/, Porto Alegre, RS, Brazil","institution_ids":[]},{"raw_affiliation_string":"Inst. of Inf., UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5028715959","display_name":"Francesc Moll","orcid":"https://orcid.org/0000-0002-1290-3253"},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Francesc Moll","raw_affiliation_strings":["Dept. of Electronic Engineering, Universitat Polit\u00e9cnica de Catalunya, Barcelona, Spain","Dept. of Electron. Eng., Univ. Politec. de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Engineering, Universitat Polit\u00e9cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Univ. Politec. de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":null,"display_name":"Sergio Gomez","orcid":null},"institutions":[{"id":"https://openalex.org/I9617848","display_name":"Universitat Polit\u00e8cnica de Catalunya","ror":"https://ror.org/03mb6wj31","country_code":"ES","type":"education","lineage":["https://openalex.org/I9617848"]}],"countries":["ES"],"is_corresponding":false,"raw_author_name":"Sergio Gomez","raw_affiliation_strings":["Dept. of Electronic Engineering, Universitat Polit\u00e9cnica de Catalunya, Barcelona, Spain","Dept. of Electron. Eng., Univ. Politec. de Catalunya, Barcelona, Spain"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electronic Engineering, Universitat Polit\u00e9cnica de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]},{"raw_affiliation_string":"Dept. of Electron. Eng., Univ. Politec. de Catalunya, Barcelona, Spain","institution_ids":["https://openalex.org/I9617848"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5090563366","display_name":"Renato P. Ribas","orcid":"https://orcid.org/0000-0002-9895-7489"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Renato P. Ribas","raw_affiliation_strings":["PPGC, UFRGS, Porto Alegre, RS, Brazil","Inst. of Inf., UFRGS, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PPGC, UFRGS, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Inst. of Inf., UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065397615","display_name":"Andr\u00e9 I. Reis","orcid":"https://orcid.org/0000-0002-3118-8160"},"institutions":[{"id":"https://openalex.org/I130442723","display_name":"Universidade Federal do Rio Grande do Sul","ror":"https://ror.org/041yk2d64","country_code":"BR","type":"education","lineage":["https://openalex.org/I130442723"]}],"countries":["BR"],"is_corresponding":false,"raw_author_name":"Andre I. Reis","raw_affiliation_strings":["PPGC, UFRGS, Porto Alegre, RS, Brazil","Inst. of Inf., UFRGS, Porto Alegre, Brazil"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"PPGC, UFRGS, Porto Alegre, RS, Brazil","institution_ids":["https://openalex.org/I130442723"]},{"raw_affiliation_string":"Inst. of Inf., UFRGS, Porto Alegre, Brazil","institution_ids":["https://openalex.org/I130442723"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":1,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"7275","issue":null,"first_page":"230","last_page":"235"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11338","display_name":"Advancements in Photolithography Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/design-for-manufacturability","display_name":"Design for manufacturability","score":0.9355618357658386},{"id":"https://openalex.org/keywords/lithography","display_name":"Lithography","score":0.7318129539489746},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6038024425506592},{"id":"https://openalex.org/keywords/yield","display_name":"Yield (engineering)","score":0.5588283538818359},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5525779128074646},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.528182864189148},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.5250727534294128},{"id":"https://openalex.org/keywords/function","display_name":"Function (biology)","score":0.4552818536758423},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4420754313468933},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.4356370270252228},{"id":"https://openalex.org/keywords/photolithography","display_name":"Photolithography","score":0.4234457015991211},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.42261865735054016},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4046779274940491},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.40450263023376465},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.3399748206138611},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.24337351322174072},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.24062922596931458},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12485918402671814},{"id":"https://openalex.org/keywords/materials-science","display_name":"Materials science","score":0.10865145921707153},{"id":"https://openalex.org/keywords/nanotechnology","display_name":"Nanotechnology","score":0.1012672483921051},{"id":"https://openalex.org/keywords/programming-language","display_name":"Programming language","score":0.06979000568389893}],"concepts":[{"id":"https://openalex.org/C62064638","wikidata":"https://www.wikidata.org/wiki/Q553878","display_name":"Design for manufacturability","level":2,"score":0.9355618357658386},{"id":"https://openalex.org/C204223013","wikidata":"https://www.wikidata.org/wiki/Q133036","display_name":"Lithography","level":2,"score":0.7318129539489746},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6038024425506592},{"id":"https://openalex.org/C134121241","wikidata":"https://www.wikidata.org/wiki/Q899301","display_name":"Yield (engineering)","level":2,"score":0.5588283538818359},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5525779128074646},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.528182864189148},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.5250727534294128},{"id":"https://openalex.org/C14036430","wikidata":"https://www.wikidata.org/wiki/Q3736076","display_name":"Function (biology)","level":2,"score":0.4552818536758423},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4420754313468933},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.4356370270252228},{"id":"https://openalex.org/C105487726","wikidata":"https://www.wikidata.org/wiki/Q622938","display_name":"Photolithography","level":2,"score":0.4234457015991211},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.42261865735054016},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4046779274940491},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.40450263023376465},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.3399748206138611},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.24337351322174072},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.24062922596931458},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12485918402671814},{"id":"https://openalex.org/C192562407","wikidata":"https://www.wikidata.org/wiki/Q228736","display_name":"Materials science","level":0,"score":0.10865145921707153},{"id":"https://openalex.org/C171250308","wikidata":"https://www.wikidata.org/wiki/Q11468","display_name":"Nanotechnology","level":1,"score":0.1012672483921051},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.06979000568389893},{"id":"https://openalex.org/C78458016","wikidata":"https://www.wikidata.org/wiki/Q840400","display_name":"Evolutionary biology","level":1,"score":0.0},{"id":"https://openalex.org/C86803240","wikidata":"https://www.wikidata.org/wiki/Q420","display_name":"Biology","level":0,"score":0.0},{"id":"https://openalex.org/C49040817","wikidata":"https://www.wikidata.org/wiki/Q193091","display_name":"Optoelectronics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C191897082","wikidata":"https://www.wikidata.org/wiki/Q11467","display_name":"Metallurgy","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isvlsi.2013.6654638","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2013.6654638","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},{"id":"pmh:oai:recercat.cat:2072/227811","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/22528","pdf_url":null,"source":{"id":"https://openalex.org/S4306402147","display_name":"RECERCAT (Consorci de Serveis Universitaris de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210090028","host_organization_name":"Consorci de Serveis Universitaris de Catalunya","host_organization_lineage":["https://openalex.org/I4210090028"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":{"id":"pmh:oai:recercat.cat:2072/227811","is_oa":true,"landing_page_url":"http://hdl.handle.net/2117/22528","pdf_url":null,"source":{"id":"https://openalex.org/S4306402147","display_name":"RECERCAT (Consorci de Serveis Universitaris de Catalunya)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210090028","host_organization_name":"Consorci de Serveis Universitaris de Catalunya","host_organization_lineage":["https://openalex.org/I4210090028"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"info:eu-repo/semantics/conferenceObject"},"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/9","display_name":"Industry, innovation and infrastructure","score":0.44999998807907104}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W624406738","https://openalex.org/W1883935440","https://openalex.org/W1986409182","https://openalex.org/W2008307696","https://openalex.org/W2050867169","https://openalex.org/W2095778540","https://openalex.org/W2100344939","https://openalex.org/W2101703365","https://openalex.org/W2106780604","https://openalex.org/W2128531054","https://openalex.org/W2131895723","https://openalex.org/W2134331449","https://openalex.org/W2134614361","https://openalex.org/W2142436896","https://openalex.org/W2143750673","https://openalex.org/W2155791244","https://openalex.org/W3150329878","https://openalex.org/W4238202775","https://openalex.org/W4249893307","https://openalex.org/W4255881788","https://openalex.org/W6652407604"],"related_works":["https://openalex.org/W1966764473","https://openalex.org/W1553855433","https://openalex.org/W1488117239","https://openalex.org/W2082788688","https://openalex.org/W2146588118","https://openalex.org/W3129977055","https://openalex.org/W1792381030","https://openalex.org/W2304188393","https://openalex.org/W2130825721","https://openalex.org/W2137799400"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,16,37],"novel":[4],"yield":[5,19,87],"model":[6,88],"for":[7],"integrated":[8],"circuits":[9],"manufacturing,":[10],"considering":[11],"lithography":[12],"printability":[13,29],"problems":[14],"as":[15,89],"source":[17],"of":[18,23,30,47,59,64],"loss.":[20],"The":[21],"use":[22],"regular":[24],"layouts":[25],"can":[26],"improve":[27,77],"the":[28,45,52,57,71],"IC":[31],"layouts,":[32],"but":[33],"it":[34],"results":[35,98],"in":[36,74],"significant":[38],"area":[39,68],"overhead":[40],"by":[41],"introducing":[42],"regularity.":[43],"To":[44],"best":[46],"our":[48],"knowledge,":[49],"this":[50],"is":[51,92],"first":[53],"approach":[54],"that":[55],"considers":[56],"tradeoff":[58],"cells":[60],"with":[61,85],"different":[62,67],"levels":[63],"regularity":[65],"and":[66,94,96],"overheads":[69],"during":[70],"logic":[72],"synthesis,":[73],"order":[75],"to":[76],"overall":[78],"design":[79],"yield.":[80],"A":[81],"technology":[82],"remapping":[83],"tool":[84],"such":[86],"cost":[90],"function":[91],"proposed":[93],"implemented":[95],"interesting":[97],"are":[99],"presented.":[100]},"counts_by_year":[{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-14T23:27:15.235271","created_date":"2025-10-10T00:00:00"}