{"id":"https://openalex.org/W2032913720","doi":"https://doi.org/10.1109/isvlsi.2013.6654635","title":"Exploiting body biasing for leakage reduction: A case study","display_name":"Exploiting body biasing for leakage reduction: A case study","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W2032913720","doi":"https://doi.org/10.1109/isvlsi.2013.6654635","mag":"2032913720"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2013.6654635","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2013.6654635","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5073801973","display_name":"Andrea Manuzzato","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":true,"raw_author_name":"Andrea Manuzzato","raw_affiliation_strings":["STMicroelectronics, Central CAD and Design Solutions, Agrate Brianza, Italy","Central CAD & Design Solutions, STMicroelectron., Agrate Brianza, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Central CAD and Design Solutions, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"Central CAD & Design Solutions, STMicroelectron., Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5070004082","display_name":"Fabio Campi","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Fabio Campi","raw_affiliation_strings":["STMicroelectronics, Central CAD and Design Solutions, Agrate Brianza, Italy","Central CAD & Design Solutions, STMicroelectron., Agrate Brianza, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Central CAD and Design Solutions, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"Central CAD & Design Solutions, STMicroelectron., Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5023905268","display_name":"Davide Rossi","orcid":"https://orcid.org/0000-0002-0651-5393"},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Rossi","raw_affiliation_strings":["STMicroelectronics, Central CAD and Design Solutions, Agrate Brianza, Italy","Central CAD & Design Solutions, STMicroelectron., Agrate Brianza, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Central CAD and Design Solutions, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"Central CAD & Design Solutions, STMicroelectron., Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5104437581","display_name":"Valentino Liberali","orcid":"https://orcid.org/0000-0003-1333-6876"},"institutions":[{"id":"https://openalex.org/I189158943","display_name":"University of Milan","ror":"https://ror.org/00wjc7c48","country_code":"IT","type":"education","lineage":["https://openalex.org/I189158943"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Valentino Liberali","raw_affiliation_strings":["Dipartimento di Fisica, Universit\u00e0 degli Studi di Milano, Milano, Italy","Dipt. di Fis., Univ. degli Studi di Milano, Milan, Italy"],"affiliations":[{"raw_affiliation_string":"Dipartimento di Fisica, Universit\u00e0 degli Studi di Milano, Milano, Italy","institution_ids":["https://openalex.org/I189158943"]},{"raw_affiliation_string":"Dipt. di Fis., Univ. degli Studi di Milano, Milan, Italy","institution_ids":["https://openalex.org/I189158943"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5065985032","display_name":"Davide Pandini","orcid":null},"institutions":[{"id":"https://openalex.org/I4210154781","display_name":"STMicroelectronics (Italy)","ror":"https://ror.org/053bqv655","country_code":"IT","type":"company","lineage":["https://openalex.org/I131827901","https://openalex.org/I4210154781"]}],"countries":["IT"],"is_corresponding":false,"raw_author_name":"Davide Pandini","raw_affiliation_strings":["STMicroelectronics, Central CAD and Design Solutions, Agrate Brianza, Italy","Central CAD & Design Solutions, STMicroelectron., Agrate Brianza, Italy"],"affiliations":[{"raw_affiliation_string":"STMicroelectronics, Central CAD and Design Solutions, Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]},{"raw_affiliation_string":"Central CAD & Design Solutions, STMicroelectron., Agrate Brianza, Italy","institution_ids":["https://openalex.org/I4210154781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":5,"corresponding_author_ids":["https://openalex.org/A5073801973"],"corresponding_institution_ids":["https://openalex.org/I4210154781"],"apc_list":null,"apc_paid":null,"fwci":1.4187,"has_fulltext":false,"cited_by_count":9,"citation_normalized_percentile":{"value":0.8346825,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"133","last_page":"138"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/biasing","display_name":"Biasing","score":0.783153772354126},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.6887640953063965},{"id":"https://openalex.org/keywords/leakage","display_name":"Leakage (economics)","score":0.6205037236213684},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.588459849357605},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5155134201049805},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.503692090511322},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4973903000354767},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.48505109548568726},{"id":"https://openalex.org/keywords/scaling","display_name":"Scaling","score":0.4553353190422058},{"id":"https://openalex.org/keywords/integrated-circuit-design","display_name":"Integrated circuit design","score":0.4471660554409027},{"id":"https://openalex.org/keywords/microprocessor","display_name":"Microprocessor","score":0.43056631088256836},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.3398045301437378},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.325231671333313},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.2941220998764038},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.21559256315231323},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.19454407691955566}],"concepts":[{"id":"https://openalex.org/C20254490","wikidata":"https://www.wikidata.org/wiki/Q719550","display_name":"Biasing","level":3,"score":0.783153772354126},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.6887640953063965},{"id":"https://openalex.org/C2777042071","wikidata":"https://www.wikidata.org/wiki/Q6509304","display_name":"Leakage (economics)","level":2,"score":0.6205037236213684},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.588459849357605},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5155134201049805},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.503692090511322},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4973903000354767},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.48505109548568726},{"id":"https://openalex.org/C99844830","wikidata":"https://www.wikidata.org/wiki/Q102441924","display_name":"Scaling","level":2,"score":0.4553353190422058},{"id":"https://openalex.org/C74524168","wikidata":"https://www.wikidata.org/wiki/Q1074539","display_name":"Integrated circuit design","level":2,"score":0.4471660554409027},{"id":"https://openalex.org/C2780728072","wikidata":"https://www.wikidata.org/wiki/Q5297","display_name":"Microprocessor","level":2,"score":0.43056631088256836},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.3398045301437378},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.325231671333313},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.2941220998764038},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.21559256315231323},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.19454407691955566},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isvlsi.2013.6654635","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2013.6654635","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},{"id":"pmh:oai:cris.unibo.it:11585/354717","is_oa":false,"landing_page_url":"http://hdl.handle.net/11585/354717","pdf_url":null,"source":{"id":"https://openalex.org/S4306402579","display_name":"Archivio istituzionale della ricerca (Alma Mater Studiorum Universit\u00e0 di Bologna)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I4210117483","host_organization_name":"Istituto di Ematologia di Bologna","host_organization_lineage":["https://openalex.org/I4210117483"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":null,"raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[{"id":"https://openalex.org/F4320326078","display_name":"Regione Lombardia","ror":null}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1963680138","https://openalex.org/W2103227017","https://openalex.org/W2105524902","https://openalex.org/W2107766185","https://openalex.org/W2114621701","https://openalex.org/W2122608448","https://openalex.org/W2126700722","https://openalex.org/W2131862714","https://openalex.org/W2143643276","https://openalex.org/W2145071646","https://openalex.org/W2150526221","https://openalex.org/W4243164749","https://openalex.org/W6675468258"],"related_works":["https://openalex.org/W2103398239","https://openalex.org/W2151657833","https://openalex.org/W2031753133","https://openalex.org/W2070693700","https://openalex.org/W1995592656","https://openalex.org/W1596716095","https://openalex.org/W2577477803","https://openalex.org/W2156138647","https://openalex.org/W1617216077","https://openalex.org/W2156011463"],"abstract_inverted_index":{"In":[0,19,93],"modern":[1],"System-on-Chip":[2],"(SoC)":[3],"designs,":[4],"the":[5,13,22,50,62,84,89,97,134,142,151,175],"fulfillment":[6],"of":[7,12,24,52,64,69,100],"power":[8,40],"constraints":[9],"is":[10,32,80],"one":[11],"most":[14,135],"important":[15],"and":[16,28,72,88,113,122,139,146],"challenging":[17],"tasks.":[18],"this":[20,127],"framework,":[21],"use":[23],"both":[25],"voltage":[26,145,179],"scaling":[27],"body":[29,65,161],"biasing":[30,66,147,162],"techniques":[31,54],"a":[33,45,76,105,111,118,129,165],"mainstream":[34],"strategy":[35],"largely":[36],"used":[37],"for":[38],"leakage":[39,86,166],"reduction.":[41],"This":[42],"work":[43],"presents":[44],"case":[46],"study":[47],"to":[48,82,95,149,164,169,174],"evaluate":[49,83,133],"impact":[51,63],"these":[53],"on":[55,117,156],"an":[56],"industrial":[57],"microprocessor-based":[58],"design.":[59,152],"We":[60],"analyze":[61],"in":[67],"terms":[68],"area":[70],"penalties":[71],"routing":[73],"efforts.":[74],"Furthermore,":[75],"complete":[77],"analysis":[78],"flow":[79],"proposed":[81],"achievable":[85],"reduction":[87,167],"expected":[90],"performance":[91],"degradation.":[92],"order":[94],"overcome":[96],"limited":[98],"spectrum":[99],"operating":[101],"configurations":[102,148],"covered":[103],"by":[104],"given":[106],"library":[107],"set,":[108],"we":[109],"propose":[110],"practical":[112],"effective":[114],"methodology":[115],"based":[116],"standard":[119,176],"digital":[120],"design":[121],"characterization":[123],"flow.":[124],"By":[125],"using":[126],"procedure,":[128],"designer":[130],"can":[131],"efficiently":[132],"appropriate":[136],"leakage/timing":[137],"trade-offs,":[138],"consequently":[140],"determine":[141],"best":[143],"supply":[144,178],"implement":[150],"The":[153],"experimental":[154],"results":[155],"our":[157],"testcase":[158],"demonstrate":[159],"that":[160],"leads":[163],"up":[168],"six":[170],"times":[171],"with":[172],"respect":[173],"reference":[177],"configuration.":[180]},"counts_by_year":[{"year":2021,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2016,"cited_by_count":2},{"year":2014,"cited_by_count":2},{"year":2013,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}