{"id":"https://openalex.org/W2080118897","doi":"https://doi.org/10.1109/isvlsi.2013.6654629","title":"A novel tool flow for increased routing configuration similarity in multi-mode circuits","display_name":"A novel tool flow for increased routing configuration similarity in multi-mode circuits","publication_year":2013,"publication_date":"2013-08-01","ids":{"openalex":"https://openalex.org/W2080118897","doi":"https://doi.org/10.1109/isvlsi.2013.6654629","mag":"2080118897"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2013.6654629","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2013.6654629","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":true,"oa_status":"green","oa_url":"https://biblio.ugent.be/publication/4325950/file/4358734.pdf","any_repository_has_fulltext":true},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5045333031","display_name":"Brahim Al Farisi","orcid":null},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":true,"raw_author_name":"Brahim Al Farisi","raw_affiliation_strings":["ELIS Department Sint-Pietersnieuwstraat 41, Ghent University, Gent, Belgium","ELIS Dept., Ghent Univ., Ghent, Belgium"],"affiliations":[{"raw_affiliation_string":"ELIS Department Sint-Pietersnieuwstraat 41, Ghent University, Gent, Belgium","institution_ids":["https://openalex.org/I32597200"]},{"raw_affiliation_string":"ELIS Dept., Ghent Univ., Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5073897749","display_name":"Elias Vansteenkiste","orcid":null},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Elias Vansteenkiste","raw_affiliation_strings":["ELIS Department Sint-Pietersnieuwstraat 41, Ghent University, Gent, Belgium","ELIS Dept., Ghent Univ., Ghent, Belgium"],"affiliations":[{"raw_affiliation_string":"ELIS Department Sint-Pietersnieuwstraat 41, Ghent University, Gent, Belgium","institution_ids":["https://openalex.org/I32597200"]},{"raw_affiliation_string":"ELIS Dept., Ghent Univ., Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053420008","display_name":"Karel Bruneel","orcid":null},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Karel Bruneel","raw_affiliation_strings":["ELIS Department Sint-Pietersnieuwstraat 41, Ghent University, Gent, Belgium","ELIS Dept., Ghent Univ., Ghent, Belgium"],"affiliations":[{"raw_affiliation_string":"ELIS Department Sint-Pietersnieuwstraat 41, Ghent University, Gent, Belgium","institution_ids":["https://openalex.org/I32597200"]},{"raw_affiliation_string":"ELIS Dept., Ghent Univ., Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5004502321","display_name":"Dirk Stroobandt","orcid":"https://orcid.org/0000-0002-4477-5313"},"institutions":[{"id":"https://openalex.org/I32597200","display_name":"Ghent University","ror":"https://ror.org/00cv9y106","country_code":"BE","type":"education","lineage":["https://openalex.org/I32597200"]}],"countries":["BE"],"is_corresponding":false,"raw_author_name":"Dirk Stroobandt","raw_affiliation_strings":["ELIS Department Sint-Pietersnieuwstraat 41, Ghent University, Gent, Belgium","ELIS Dept., Ghent Univ., Ghent, Belgium"],"affiliations":[{"raw_affiliation_string":"ELIS Department Sint-Pietersnieuwstraat 41, Ghent University, Gent, Belgium","institution_ids":["https://openalex.org/I32597200"]},{"raw_affiliation_string":"ELIS Dept., Ghent Univ., Ghent, Belgium","institution_ids":["https://openalex.org/I32597200"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5045333031"],"corresponding_institution_ids":["https://openalex.org/I32597200"],"apc_list":null,"apc_paid":null,"fwci":0.9495,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.77011197,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":96,"max":97},"biblio":{"volume":"4","issue":null,"first_page":"96","last_page":"101"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.9383318424224854},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7006093859672546},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.674774169921875},{"id":"https://openalex.org/keywords/router","display_name":"Router","score":0.6743295192718506},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5797849893569946},{"id":"https://openalex.org/keywords/mode","display_name":"Mode (computer interface)","score":0.5739883780479431},{"id":"https://openalex.org/keywords/multiplexing","display_name":"Multiplexing","score":0.4904725253582001},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.4900881052017212},{"id":"https://openalex.org/keywords/flow","display_name":"Flow (mathematics)","score":0.4812195599079132},{"id":"https://openalex.org/keywords/topology","display_name":"Topology (electrical circuits)","score":0.46885451674461365},{"id":"https://openalex.org/keywords/design-flow","display_name":"Design flow","score":0.4496593177318573},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.30631282925605774},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.18122655153274536},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1662352979183197},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.12952613830566406},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.09309035539627075},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08989521861076355}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.9383318424224854},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7006093859672546},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.674774169921875},{"id":"https://openalex.org/C2775896111","wikidata":"https://www.wikidata.org/wiki/Q642560","display_name":"Router","level":2,"score":0.6743295192718506},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5797849893569946},{"id":"https://openalex.org/C48677424","wikidata":"https://www.wikidata.org/wiki/Q6888088","display_name":"Mode (computer interface)","level":2,"score":0.5739883780479431},{"id":"https://openalex.org/C19275194","wikidata":"https://www.wikidata.org/wiki/Q222903","display_name":"Multiplexing","level":2,"score":0.4904725253582001},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.4900881052017212},{"id":"https://openalex.org/C38349280","wikidata":"https://www.wikidata.org/wiki/Q1434290","display_name":"Flow (mathematics)","level":2,"score":0.4812195599079132},{"id":"https://openalex.org/C184720557","wikidata":"https://www.wikidata.org/wiki/Q7825049","display_name":"Topology (electrical circuits)","level":2,"score":0.46885451674461365},{"id":"https://openalex.org/C37135326","wikidata":"https://www.wikidata.org/wiki/Q931942","display_name":"Design flow","level":2,"score":0.4496593177318573},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.30631282925605774},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.18122655153274536},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1662352979183197},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.12952613830566406},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.09309035539627075},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08989521861076355},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isvlsi.2013.6654629","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2013.6654629","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2013 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)","raw_type":"proceedings-article"},{"id":"pmh:oai:archive.ugent.be:4325950","is_oa":true,"landing_page_url":"http://hdl.handle.net/1854/LU-4325950","pdf_url":"https://biblio.ugent.be/publication/4325950/file/4358734.pdf","source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISBN: 9781479913299","raw_type":"info:eu-repo/semantics/publishedVersion"}],"best_oa_location":{"id":"pmh:oai:archive.ugent.be:4325950","is_oa":true,"landing_page_url":"http://hdl.handle.net/1854/LU-4325950","pdf_url":"https://biblio.ugent.be/publication/4325950/file/4358734.pdf","source":{"id":"https://openalex.org/S4306400478","display_name":"Ghent University Academic Bibliography (Ghent University)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I32597200","host_organization_name":"Ghent University","host_organization_lineage":["https://openalex.org/I32597200"],"host_organization_lineage_names":[],"type":"repository"},"license":"other-oa","license_id":"https://openalex.org/licenses/other-oa","version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISBN: 9781479913299","raw_type":"info:eu-repo/semantics/publishedVersion"},"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":true,"grobid_xml":false},"content_urls":{"pdf":"https://content.openalex.org/works/W2080118897.pdf"},"referenced_works_count":8,"referenced_works":["https://openalex.org/W1523051745","https://openalex.org/W1801332854","https://openalex.org/W1978286989","https://openalex.org/W2048944807","https://openalex.org/W2079329309","https://openalex.org/W2081381252","https://openalex.org/W2274474083","https://openalex.org/W2275304190"],"related_works":["https://openalex.org/W2808484818","https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W2340647897","https://openalex.org/W2797161794","https://openalex.org/W2096938998","https://openalex.org/W1760305469","https://openalex.org/W2385177848","https://openalex.org/W2103526090"],"abstract_inverted_index":{"A":[0],"multi-mode":[1],"circuit":[2],"implements":[3],"the":[4,34,40,51,63,90,113,116,129,137,154,157,161,164,171],"functionality":[5],"of":[6,10,14,30,62,115,131,139,144,160,173],"a":[7,60,107,123,150,185],"limited":[8],"number":[9,172],"circuits,":[11],"called":[12],"modes,":[13,96],"which":[15],"at":[16],"any":[17],"given":[18],"time":[19],"only":[20,45],"one":[21],"needs":[22,178],"to":[23,86,93,98,127,179,192],"be":[24,37,87,180],"realised.":[25],"Using":[26],"run-time":[27,56],"reconfiguration":[28,57,100],"(RTR)":[29],"an":[31,46],"FPGA,":[32],"all":[33,132],"modes":[35,133],"can":[36,49],"time-multiplexed":[38],"on":[39],"same":[41],"reconfigurable":[42,64],"region,":[43],"requiring":[44],"area":[47],"that":[48,74,111,170,177],"contain":[50],"biggest":[52],"mode.":[53],"Typically,":[54],"conventional":[55,117,193],"techniques":[58],"generate":[59],"configuration":[61,91,175],"region":[65],"for":[66],"every":[67],"mode":[68],"separately.":[69],"This":[70,147],"results":[71,148,166],"in":[72,80,89,149,153],"configurations":[73,159],"are":[75],"bit-wise":[76],"very":[77],"different.":[78],"Thus,":[79],"this":[81,103],"case,":[82],"many":[83],"bits":[84,176],"need":[85],"changed":[88],"memory":[92],"switch":[94],"between":[95,142,156,187],"leading":[97],"long":[99],"times.":[101],"In":[102,163],"paper":[104],"we":[105],"present":[106],"novel":[108],"tool":[109],"flow":[110],"retains":[112],"placement":[114],"RTR":[118],"flow,":[119],"but":[120],"uses":[121],"TRoute,":[122],"reconfiguration-aware":[124],"connection":[125],"router,":[126],"implement":[128],"connections":[130,143],"simultaneously.":[134],"DRoute":[135],"stimulates":[136],"sharing":[138],"routing":[140,158,174],"resources":[141],"different":[145],"modes.":[146,162],"significant":[151],"increase":[152],"similarity":[155],"experimental":[165],"it":[167],"is":[168,182],"shown":[169],"rewritten":[181],"reduced":[183],"with":[184],"factor":[186],"2":[188],"and":[189],"4":[190],"compared":[191],"techniques.":[194]},"counts_by_year":[{"year":2014,"cited_by_count":3}],"updated_date":"2026-04-04T16:13:02.066488","created_date":"2025-10-10T00:00:00"}