{"id":"https://openalex.org/W2136395429","doi":"https://doi.org/10.1109/isvlsi.2009.45","title":"Reduction of Current Mismatch in PLL Charge Pump","display_name":"Reduction of Current Mismatch in PLL Charge Pump","publication_year":2009,"publication_date":"2009-01-01","ids":{"openalex":"https://openalex.org/W2136395429","doi":"https://doi.org/10.1109/isvlsi.2009.45","mag":"2136395429"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2009.45","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2009.45","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Computer Society Annual Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5053022959","display_name":"H. Md. Shuaeb Fazeel","orcid":null},"institutions":[],"countries":[],"is_corresponding":true,"raw_author_name":"H. Md. Shuaeb Fazeel","raw_affiliation_strings":["Rambus Chip Technologies (India) Private Limited, Bangalore, India","Rambus Chip Technol. (India), Bangalore"],"affiliations":[{"raw_affiliation_string":"Rambus Chip Technologies (India) Private Limited, Bangalore, India","institution_ids":[]},{"raw_affiliation_string":"Rambus Chip Technol. (India), Bangalore","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5111989942","display_name":"Leneesh Raghavan","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Leneesh Raghavan","raw_affiliation_strings":["Rambus Chip Technologies (India) Private Limited, Bangalore, India","Rambus Chip Technol. (India), Bangalore"],"affiliations":[{"raw_affiliation_string":"Rambus Chip Technologies (India) Private Limited, Bangalore, India","institution_ids":[]},{"raw_affiliation_string":"Rambus Chip Technol. (India), Bangalore","institution_ids":[]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5000282844","display_name":"Srinivasaraman Chandrasekaran","orcid":null},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Chandrasekaran Srinivasaraman","raw_affiliation_strings":["Rambus Chip Technologies (India) Private Limited, Bangalore, India","Rambus Chip Technol. (India), Bangalore"],"affiliations":[{"raw_affiliation_string":"Rambus Chip Technologies (India) Private Limited, Bangalore, India","institution_ids":[]},{"raw_affiliation_string":"Rambus Chip Technol. (India), Bangalore","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5007422862","display_name":"Manish Jain","orcid":"https://orcid.org/0000-0001-9329-6434"},"institutions":[],"countries":[],"is_corresponding":false,"raw_author_name":"Manish Jain","raw_affiliation_strings":["Rambus Chip Technologies (India) Private Limited, Bangalore, India","Rambus Chip Technol. (India), Bangalore"],"affiliations":[{"raw_affiliation_string":"Rambus Chip Technologies (India) Private Limited, Bangalore, India","institution_ids":[]},{"raw_affiliation_string":"Rambus Chip Technol. (India), Bangalore","institution_ids":[]}]}],"institutions":[],"countries_distinct_count":0,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5053022959"],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2991,"has_fulltext":false,"cited_by_count":18,"citation_normalized_percentile":{"value":0.6473708,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":98},"biblio":{"volume":null,"issue":null,"first_page":"7","last_page":"12"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11417","display_name":"Advancements in PLL and VCO Technologies","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11429","display_name":"Semiconductor Lasers and Optical Devices","score":0.9973999857902527,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10187","display_name":"Radio Frequency Integrated Circuit Design","score":0.9972000122070312,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/phase-locked-loop","display_name":"Phase-locked loop","score":0.8648041486740112},{"id":"https://openalex.org/keywords/phase-frequency-detector","display_name":"Phase frequency detector","score":0.7551279067993164},{"id":"https://openalex.org/keywords/charge-pump","display_name":"Charge pump","score":0.7409534454345703},{"id":"https://openalex.org/keywords/offset","display_name":"Offset (computer science)","score":0.687926709651947},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.6811553835868835},{"id":"https://openalex.org/keywords/current","display_name":"Current (fluid)","score":0.4837794005870819},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4626826345920563},{"id":"https://openalex.org/keywords/amplifier","display_name":"Amplifier","score":0.4623042643070221},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.44180166721343994},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.43969449400901794},{"id":"https://openalex.org/keywords/detector","display_name":"Detector","score":0.43801623582839966},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.40953510999679565},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.34699928760528564},{"id":"https://openalex.org/keywords/phase-noise","display_name":"Phase noise","score":0.31089723110198975},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.29194867610931396},{"id":"https://openalex.org/keywords/capacitor","display_name":"Capacitor","score":0.09139823913574219}],"concepts":[{"id":"https://openalex.org/C12707504","wikidata":"https://www.wikidata.org/wiki/Q52637","display_name":"Phase-locked loop","level":3,"score":0.8648041486740112},{"id":"https://openalex.org/C2776158855","wikidata":"https://www.wikidata.org/wiki/Q2085341","display_name":"Phase frequency detector","level":5,"score":0.7551279067993164},{"id":"https://openalex.org/C114825011","wikidata":"https://www.wikidata.org/wiki/Q440704","display_name":"Charge pump","level":4,"score":0.7409534454345703},{"id":"https://openalex.org/C175291020","wikidata":"https://www.wikidata.org/wiki/Q1156822","display_name":"Offset (computer science)","level":2,"score":0.687926709651947},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.6811553835868835},{"id":"https://openalex.org/C148043351","wikidata":"https://www.wikidata.org/wiki/Q4456944","display_name":"Current (fluid)","level":2,"score":0.4837794005870819},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4626826345920563},{"id":"https://openalex.org/C194257627","wikidata":"https://www.wikidata.org/wiki/Q211554","display_name":"Amplifier","level":3,"score":0.4623042643070221},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.44180166721343994},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.43969449400901794},{"id":"https://openalex.org/C94915269","wikidata":"https://www.wikidata.org/wiki/Q1834857","display_name":"Detector","level":2,"score":0.43801623582839966},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.40953510999679565},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.34699928760528564},{"id":"https://openalex.org/C89631360","wikidata":"https://www.wikidata.org/wiki/Q1428766","display_name":"Phase noise","level":2,"score":0.31089723110198975},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.29194867610931396},{"id":"https://openalex.org/C52192207","wikidata":"https://www.wikidata.org/wiki/Q5322","display_name":"Capacitor","level":3,"score":0.09139823913574219},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi.2009.45","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2009.45","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2009 IEEE Computer Society Annual Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"id":"https://metadata.un.org/sdg/7","score":0.5299999713897705,"display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":5,"referenced_works":["https://openalex.org/W2036748502","https://openalex.org/W2064167166","https://openalex.org/W2151443246","https://openalex.org/W2158180061","https://openalex.org/W6682669756"],"related_works":["https://openalex.org/W4385624389","https://openalex.org/W2979324006","https://openalex.org/W2369807905","https://openalex.org/W4381745543","https://openalex.org/W2087564251","https://openalex.org/W2752021769","https://openalex.org/W3177439118","https://openalex.org/W2115565809","https://openalex.org/W2119216036","https://openalex.org/W2544336511"],"abstract_inverted_index":{"Low":[0],"static":[1,34],"phase":[2,26,35],"offset":[3,36],"is":[4],"desired":[5],"in":[6,12,25,45,104],"Phase":[7],"Locked":[8],"Loops":[9],"(PLL)":[10],"employed":[11],"high":[13],"speed":[14],"I/O":[15],"interfaces":[16],"and":[17,29,40,57,77],"frequency":[18,27,100],"synthesizers.":[19],"In":[20],"this":[21,84],"work,":[22],"non":[23],"idealities":[24],"detector":[28],"charge":[30,49],"pump":[31,50],"contributing":[32],"to":[33],"have":[37],"been":[38,62,87],"studied":[39],"their":[41],"relative":[42],"contributions":[43],"analyzed":[44],"detail.":[46],"A":[47],"new":[48],"architecture":[51,85],"with":[52,89],"reduced":[53],"mismatch":[54],"between":[55],"Up":[56],"Dn":[58],"current":[59,75],"sources":[60],"has":[61,86],"presented.":[63],"It":[64],"makes":[65],"use":[66],"of":[67,79,83,101],"a":[68,93],"single":[69],"two":[70],"stage":[71],"amplifier":[72],"for":[73],"both":[74],"steering":[76],"reduction":[78],"mismatch.":[80],"The":[81],"efficacy":[82],"demonstrated":[88],"simulation":[90],"results":[91],"on":[92],"PLL":[94],"running":[95],"at":[96],"an":[97],"input":[98],"reference":[99],"500":[102],"MHz":[103],"65":[105],"nm":[106],"CMOS":[107],"technology.":[108]},"counts_by_year":[{"year":2024,"cited_by_count":4},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2},{"year":2016,"cited_by_count":2},{"year":2015,"cited_by_count":4},{"year":2014,"cited_by_count":3}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}