{"id":"https://openalex.org/W2108053420","doi":"https://doi.org/10.1109/isvlsi.2008.38","title":"Performance Improvement of Physical Retiming with Shortcut Insertion","display_name":"Performance Improvement of Physical Retiming with Shortcut Insertion","publication_year":2008,"publication_date":"2008-01-01","ids":{"openalex":"https://openalex.org/W2108053420","doi":"https://doi.org/10.1109/isvlsi.2008.38","mag":"2108053420"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2008.38","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2008.38","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Computer Society Annual Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5029218442","display_name":"Adel Dokhanchi","orcid":null},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":true,"raw_author_name":"Adel Dokhanchi","raw_affiliation_strings":["Computer Engineering Department, Amirkabir University of Technology\uc2a0, Tehran, Iran","Dept. of Comput. Eng., Amirkabir Univ. of Technol., Tehran"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Amirkabir University of Technology\uc2a0, Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Amirkabir Univ. of Technol., Tehran","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5020632082","display_name":"Mostafa Rezvani","orcid":null},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Mostafa Rezvani","raw_affiliation_strings":["Computer Engineering Department, Amirkabir University of Technology\uc2a0, Tehran, Iran","Dept. of Comput. Eng., Amirkabir Univ. of Technol., Tehran"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Amirkabir University of Technology\uc2a0, Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Amirkabir Univ. of Technol., Tehran","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5006710857","display_name":"Ali Jahanian","orcid":"https://orcid.org/0000-0003-2292-4135"},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Ali Jahanian","raw_affiliation_strings":["Computer Engineering Department, Amirkabir University of Technology\uc2a0, Tehran, Iran","Dept. of Comput. Eng., Amirkabir Univ. of Technol., Tehran"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Amirkabir University of Technology\uc2a0, Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Amirkabir Univ. of Technol., Tehran","institution_ids":["https://openalex.org/I158248296"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5075732511","display_name":"Morteza Saheb Zamani","orcid":"https://orcid.org/0000-0002-0826-1091"},"institutions":[{"id":"https://openalex.org/I158248296","display_name":"Amirkabir University of Technology","ror":"https://ror.org/04gzbav43","country_code":"IR","type":"education","lineage":["https://openalex.org/I158248296"]}],"countries":["IR"],"is_corresponding":false,"raw_author_name":"Morteza Saheb Zamani","raw_affiliation_strings":["Computer Engineering Department, Amirkabir University of Technology\uc2a0, Tehran, Iran","Dept. of Comput. Eng., Amirkabir Univ. of Technol., Tehran"],"affiliations":[{"raw_affiliation_string":"Computer Engineering Department, Amirkabir University of Technology\uc2a0, Tehran, Iran","institution_ids":["https://openalex.org/I158248296"]},{"raw_affiliation_string":"Dept. of Comput. Eng., Amirkabir Univ. of Technol., Tehran","institution_ids":["https://openalex.org/I158248296"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":["https://openalex.org/A5029218442"],"corresponding_institution_ids":["https://openalex.org/I158248296"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.12978788,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"215","last_page":"220"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/retiming","display_name":"Retiming","score":0.9967488050460815},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7281355261802673},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.6860471963882446},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5100627541542053},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4538019299507141},{"id":"https://openalex.org/keywords/performance-improvement","display_name":"Performance improvement","score":0.4337509870529175},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3224318027496338},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.24085861444473267},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.11993387341499329},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.09590944647789001}],"concepts":[{"id":"https://openalex.org/C41112130","wikidata":"https://www.wikidata.org/wiki/Q2146175","display_name":"Retiming","level":2,"score":0.9967488050460815},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7281355261802673},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.6860471963882446},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5100627541542053},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4538019299507141},{"id":"https://openalex.org/C2778915421","wikidata":"https://www.wikidata.org/wiki/Q3643177","display_name":"Performance improvement","level":2,"score":0.4337509870529175},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3224318027496338},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.24085861444473267},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.11993387341499329},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.09590944647789001},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi.2008.38","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2008.38","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2008 IEEE Computer Society Annual Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","id":"https://metadata.un.org/sdg/7","score":0.6800000071525574}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1689645186","https://openalex.org/W1983093080","https://openalex.org/W2030287398","https://openalex.org/W2076398447","https://openalex.org/W2087656024","https://openalex.org/W2096869104","https://openalex.org/W2106282646","https://openalex.org/W2126419962","https://openalex.org/W2129388028","https://openalex.org/W2131712994","https://openalex.org/W2154363431","https://openalex.org/W2163965734","https://openalex.org/W2165089524","https://openalex.org/W2168126808","https://openalex.org/W3138092771","https://openalex.org/W4245410373"],"related_works":["https://openalex.org/W4248668797","https://openalex.org/W4250455229","https://openalex.org/W2111485030","https://openalex.org/W2062802485","https://openalex.org/W2126468650","https://openalex.org/W2169017341","https://openalex.org/W2155487883","https://openalex.org/W1984491986","https://openalex.org/W3143422391","https://openalex.org/W1907251739"],"abstract_inverted_index":{"Retiming":[0],"is":[1,18,33,60],"a":[2],"well":[3],"known":[4],"method":[5],"for":[6],"improving":[7],"the":[8,21,36,45,52,98],"performance":[9,96],"of":[10,20,47,101],"sequential":[11],"circuits.":[12],"However,":[13],"Maximum":[14],"Cycle":[15],"Ratio":[16],"(MCR)":[17],"one":[19],"most":[22],"serious":[23],"restrictions":[24],"to":[25,35,43,63,75,81],"be":[26],"considered":[27],"by":[28],"retiming-based":[29],"techniques.":[30],"As":[31],"MCR":[32,72],"proportional":[34],"critical":[37,48,68],"cycle":[38,49],"delay,":[39],"finding":[40],"shortcut":[41],"paths":[42],"reduce":[44,67],"length":[46],"can":[50,73],"improve":[51],"circuit":[53],"performance.":[54],"In":[55],"this":[56],"paper,":[57],"Shannon":[58],"decomposition":[59],"used":[61],"iteratively":[62],"insert":[64],"shortcuts":[65],"and":[66],"cycles":[69],"delay.":[70],"Reducing":[71],"lead":[74],"better":[76],"physical":[77],"retiming":[78,94],"results":[79,87],"due":[80],"available":[82],"placement":[83],"information.":[84],"Our":[85],"experimental":[86],"show":[88],"more":[89],"than":[90],"16%":[91],"improvement":[92],"in":[93],"gained":[95],"with":[97],"area":[99],"overhead":[100],"about":[102],"3%,":[103],"on":[104],"average.":[105]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}