{"id":"https://openalex.org/W2119804765","doi":"https://doi.org/10.1109/isvlsi.2004.1339557","title":"A memory aware high level synthesis tool","display_name":"A memory aware high level synthesis tool","publication_year":2004,"publication_date":"2004-10-04","ids":{"openalex":"https://openalex.org/W2119804765","doi":"https://doi.org/10.1109/isvlsi.2004.1339557","mag":"2119804765"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2004.1339557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2004.1339557","pdf_url":null,"source":{"id":"https://openalex.org/S4306418593","display_name":"IEEE Computer Society Annual Symposium on VLSI","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Society Annual Symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5080564593","display_name":"Gwenol\u00e9 Corre","orcid":"https://orcid.org/0000-0001-6085-6239"},"institutions":[{"id":"https://openalex.org/I2802204017","display_name":"Universit\u00e9 de Bretagne Sud","ror":"https://ror.org/04ed7fw48","country_code":"FR","type":"education","lineage":["https://openalex.org/I2802204017"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"G. Corre","raw_affiliation_strings":["L.E.S.T.E.R, University of South Brittany, Lorient, France","L.E.S.T.E.R., South-Brittany Univ., Lorient Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"L.E.S.T.E.R, University of South Brittany, Lorient, France","institution_ids":["https://openalex.org/I2802204017"]},{"raw_affiliation_string":"L.E.S.T.E.R., South-Brittany Univ., Lorient Cedex, France","institution_ids":["https://openalex.org/I2802204017"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5108377289","display_name":"Eric Senn","orcid":null},"institutions":[{"id":"https://openalex.org/I2802204017","display_name":"Universit\u00e9 de Bretagne Sud","ror":"https://ror.org/04ed7fw48","country_code":"FR","type":"education","lineage":["https://openalex.org/I2802204017"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"E. Senn","raw_affiliation_strings":["L.E.S.T.E.R, University of South Brittany, Lorient, France","L.E.S.T.E.R., South-Brittany Univ., Lorient Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"L.E.S.T.E.R, University of South Brittany, Lorient, France","institution_ids":["https://openalex.org/I2802204017"]},{"raw_affiliation_string":"L.E.S.T.E.R., South-Brittany Univ., Lorient Cedex, France","institution_ids":["https://openalex.org/I2802204017"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5049332263","display_name":"N. Julien","orcid":null},"institutions":[{"id":"https://openalex.org/I2802204017","display_name":"Universit\u00e9 de Bretagne Sud","ror":"https://ror.org/04ed7fw48","country_code":"FR","type":"education","lineage":["https://openalex.org/I2802204017"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"N. Julien","raw_affiliation_strings":["L.E.S.T.E.R, University of South Brittany, Lorient, France","L.E.S.T.E.R., South-Brittany Univ., Lorient Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"L.E.S.T.E.R, University of South Brittany, Lorient, France","institution_ids":["https://openalex.org/I2802204017"]},{"raw_affiliation_string":"L.E.S.T.E.R., South-Brittany Univ., Lorient Cedex, France","institution_ids":["https://openalex.org/I2802204017"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5085621044","display_name":"\u00c9ric Martin","orcid":"https://orcid.org/0000-0002-7171-548X"},"institutions":[{"id":"https://openalex.org/I2802204017","display_name":"Universit\u00e9 de Bretagne Sud","ror":"https://ror.org/04ed7fw48","country_code":"FR","type":"education","lineage":["https://openalex.org/I2802204017"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"E. Martin","raw_affiliation_strings":["L.E.S.T.E.R, University of South Brittany, Lorient, France","L.E.S.T.E.R., South-Brittany Univ., Lorient Cedex, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"L.E.S.T.E.R, University of South Brittany, Lorient, France","institution_ids":["https://openalex.org/I2802204017"]},{"raw_affiliation_string":"L.E.S.T.E.R., South-Brittany Univ., Lorient Cedex, France","institution_ids":["https://openalex.org/I2802204017"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2802204017"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.14333408,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"279","last_page":"280"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9994000196456909,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.8276389837265015},{"id":"https://openalex.org/keywords/high-level-synthesis","display_name":"High-level synthesis","score":0.5905476808547974},{"id":"https://openalex.org/keywords/memory-architecture","display_name":"Memory architecture","score":0.5627033710479736},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.4775194227695465},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.459800660610199},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.453321635723114},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.45322972536087036},{"id":"https://openalex.org/keywords/uniform-memory-access","display_name":"Uniform memory access","score":0.4153890609741211},{"id":"https://openalex.org/keywords/distributed-computing","display_name":"Distributed computing","score":0.3762824237346649},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3161531686782837},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.2646704316139221},{"id":"https://openalex.org/keywords/operating-system","display_name":"Operating system","score":0.1685687005519867},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.11927813291549683}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.8276389837265015},{"id":"https://openalex.org/C58013763","wikidata":"https://www.wikidata.org/wiki/Q5754574","display_name":"High-level synthesis","level":3,"score":0.5905476808547974},{"id":"https://openalex.org/C2779602883","wikidata":"https://www.wikidata.org/wiki/Q15544750","display_name":"Memory architecture","level":2,"score":0.5627033710479736},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.4775194227695465},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.459800660610199},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.453321635723114},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.45322972536087036},{"id":"https://openalex.org/C51290061","wikidata":"https://www.wikidata.org/wiki/Q1936765","display_name":"Uniform memory access","level":4,"score":0.4153890609741211},{"id":"https://openalex.org/C120314980","wikidata":"https://www.wikidata.org/wiki/Q180634","display_name":"Distributed computing","level":1,"score":0.3762824237346649},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3161531686782837},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.2646704316139221},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.1685687005519867},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.11927813291549683},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0},{"id":"https://openalex.org/C21547014","wikidata":"https://www.wikidata.org/wiki/Q1423657","display_name":"Operations management","level":1,"score":0.0}],"mesh":[],"locations_count":5,"locations":[{"id":"doi:10.1109/isvlsi.2004.1339557","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2004.1339557","pdf_url":null,"source":{"id":"https://openalex.org/S4306418593","display_name":"IEEE Computer Society Annual Symposium on VLSI","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Society Annual Symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.113.3610","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.113.3610","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://csdl.computer.org/comp/proceedings/isvlsi/2004/2097/00/20970279.pdf","raw_type":"text"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.671.9588","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.671.9588","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"https://hal.archives-ouvertes.fr/hal-00077377/document/","raw_type":"text"},{"id":"pmh:oai:HAL:hal-00008501v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00008501","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"ISVLSI 2004, 2004, Tempa (florida), United States","raw_type":"info:eu-repo/semantics/conferenceObject"},{"id":"pmh:oai:HAL:hal-00077377v1","is_oa":false,"landing_page_url":"https://hal.science/hal-00077377","pdf_url":null,"source":{"id":"https://openalex.org/S4306402512","display_name":"HAL (Le Centre pour la Communication Scientifique Directe)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I1294671590","host_organization_name":"Centre National de la Recherche Scientifique","host_organization_lineage":["https://openalex.org/I1294671590"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"International Symposium on VLSI, 2004, Lafayette, Louisiana, United States. pp.279-280","raw_type":"info:eu-repo/semantics/conferenceObject"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.6800000071525574,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W40192171","https://openalex.org/W1552342889","https://openalex.org/W1737297434","https://openalex.org/W1994115836"],"related_works":["https://openalex.org/W2135482679","https://openalex.org/W2143690511","https://openalex.org/W2036525499","https://openalex.org/W4281569059","https://openalex.org/W2546116848","https://openalex.org/W2135236335","https://openalex.org/W1591576069","https://openalex.org/W2098405901","https://openalex.org/W1975698617","https://openalex.org/W2067877207"],"abstract_inverted_index":{"We":[0,23,53],"introduce":[1],"a":[2,29,38,55,79,87],"new":[3],"approach":[4],"to":[5,46,59,77,85],"take":[6],"into":[7],"account":[8],"the":[9,13,25,34,50,73],"memory":[10,14,26,39,56,62],"architecture":[11],"and":[12,36,42,84,93],"mapping":[15,27,57],"in":[16,49,64],"high-level":[17],"synthesis":[18],"for":[19,33],"data":[20],"intensive":[21],"applications.":[22],"formalize":[24],"as":[28],"set":[30],"of":[31,75,82],"constraints":[32,63],"synthesis,":[35],"defined":[37],"constraint":[40],"graph":[41],"an":[43],"accessibility":[44],"criterion":[45],"be":[47],"used":[48],"scheduling":[51],"step.":[52],"use":[54],"file":[58],"include":[60],"those":[61],"our":[65],"HLS":[66],"tool":[67],"GAUT.":[68],"It":[69],"is":[70],"possible,":[71],"with":[72],"help":[74],"GAUT,":[76],"explore":[78],"wide":[80],"range":[81],"solutions,":[83],"reach":[86],"good":[88],"tradeoff":[89],"between":[90],"time,":[91],"power-consumption,":[92],"area.":[94]},"counts_by_year":[{"year":2018,"cited_by_count":1},{"year":2014,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}