{"id":"https://openalex.org/W2099941380","doi":"https://doi.org/10.1109/isvlsi.2004.1339555","title":"Hybrid parallel counters - domino and threshold logic","display_name":"Hybrid parallel counters - domino and threshold logic","publication_year":2004,"publication_date":"2004-10-04","ids":{"openalex":"https://openalex.org/W2099941380","doi":"https://doi.org/10.1109/isvlsi.2004.1339555","mag":"2099941380"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2004.1339555","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2004.1339555","pdf_url":null,"source":{"id":"https://openalex.org/S4306418593","display_name":"IEEE Computer Society Annual Symposium on VLSI","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Society Annual Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052155902","display_name":"Troy Townsend","orcid":null},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"T.D. Townsend","raw_affiliation_strings":["The School of Electrical and Electronic Engineering, University of Adelaide, SA, Australia","Sch. of Electr. & Electron. Eng., Adelaide Univ., SA, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The School of Electrical and Electronic Engineering, University of Adelaide, SA, Australia","institution_ids":["https://openalex.org/I5681781"]},{"raw_affiliation_string":"Sch. of Electr. & Electron. Eng., Adelaide Univ., SA, Australia","institution_ids":["https://openalex.org/I5681781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5080441562","display_name":"Peter Celinski","orcid":null},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"P. Celinski","raw_affiliation_strings":["The School of Electrical and Electronic Engineering, University of Adelaide, SA, Australia","Sch. of Electr. & Electron. Eng., Adelaide Univ., SA, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The School of Electrical and Electronic Engineering, University of Adelaide, SA, Australia","institution_ids":["https://openalex.org/I5681781"]},{"raw_affiliation_string":"Sch. of Electr. & Electron. Eng., Adelaide Univ., SA, Australia","institution_ids":["https://openalex.org/I5681781"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5053660700","display_name":"Said F. Al-Sarawi","orcid":"https://orcid.org/0000-0002-3242-8197"},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"S.F. Al-Sarawi","raw_affiliation_strings":["The School of Electrical and Electronic Engineering, University of Adelaide, SA, Australia","Sch. of Electr. & Electron. Eng., Adelaide Univ., SA, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The School of Electrical and Electronic Engineering, University of Adelaide, SA, Australia","institution_ids":["https://openalex.org/I5681781"]},{"raw_affiliation_string":"Sch. of Electr. & Electron. Eng., Adelaide Univ., SA, Australia","institution_ids":["https://openalex.org/I5681781"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5014206966","display_name":"M.J. Liebelt","orcid":"https://orcid.org/0000-0001-6610-2876"},"institutions":[{"id":"https://openalex.org/I5681781","display_name":"The University of Adelaide","ror":"https://ror.org/00892tw58","country_code":"AU","type":"education","lineage":["https://openalex.org/I5681781"]}],"countries":["AU"],"is_corresponding":false,"raw_author_name":"M.J. Liebelt","raw_affiliation_strings":["The School of Electrical and Electronic Engineering, University of Adelaide, SA, Australia","Sch. of Electr. & Electron. Eng., Adelaide Univ., SA, Australia"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"The School of Electrical and Electronic Engineering, University of Adelaide, SA, Australia","institution_ids":["https://openalex.org/I5681781"]},{"raw_affiliation_string":"Sch. of Electr. & Electron. Eng., Adelaide Univ., SA, Australia","institution_ids":["https://openalex.org/I5681781"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.15547243,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":"1","issue":null,"first_page":"275","last_page":"276"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.8603966236114502},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.8219441771507263},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6776856780052185},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5192901492118835},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.502058744430542},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.49790120124816895},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.49123042821884155},{"id":"https://openalex.org/keywords/domino-effect","display_name":"Domino effect","score":0.47428637742996216},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46798989176750183},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.41605502367019653},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.36090072989463806},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.35408180952072144},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.34340110421180725},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.25561758875846863},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.18296965956687927},{"id":"https://openalex.org/keywords/physics","display_name":"Physics","score":0.08218502998352051},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07319653034210205}],"concepts":[{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.8603966236114502},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.8219441771507263},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6776856780052185},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5192901492118835},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.502058744430542},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.49790120124816895},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.49123042821884155},{"id":"https://openalex.org/C155223936","wikidata":"https://www.wikidata.org/wiki/Q682875","display_name":"Domino effect","level":2,"score":0.47428637742996216},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46798989176750183},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.41605502367019653},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.36090072989463806},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.35408180952072144},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.34340110421180725},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.25561758875846863},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.18296965956687927},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.08218502998352051},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07319653034210205},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C185544564","wikidata":"https://www.wikidata.org/wiki/Q81197","display_name":"Nuclear physics","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":3,"locations":[{"id":"doi:10.1109/isvlsi.2004.1339555","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2004.1339555","pdf_url":null,"source":{"id":"https://openalex.org/S4306418593","display_name":"IEEE Computer Society Annual Symposium on VLSI","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Society Annual Symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.108.4414","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.108.4414","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://csdl.computer.org/comp/proceedings/isvlsi/2004/2097/00/20970275.pdf","raw_type":"text"},{"id":"pmh:oai:digital.library.adelaide.edu.au:2440/40077","is_oa":false,"landing_page_url":"http://hdl.handle.net/2440/40077","pdf_url":null,"source":{"id":"https://openalex.org/S4306401835","display_name":"Adelaide Research & Scholarship (AR&S) (University of Adelaide)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I5681781","host_organization_name":"The University of Adelaide","host_organization_lineage":["https://openalex.org/I5681781"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://dx.doi.org/10.1109/isvlsi.2004.1339555","raw_type":"Conference paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1999256336","https://openalex.org/W2088115909","https://openalex.org/W2103676795","https://openalex.org/W2128027813","https://openalex.org/W2154098113","https://openalex.org/W3123896643","https://openalex.org/W6789674545"],"related_works":["https://openalex.org/W4254482168","https://openalex.org/W2129230692","https://openalex.org/W2534190481","https://openalex.org/W2082788688","https://openalex.org/W2131531464","https://openalex.org/W2993752723","https://openalex.org/W1894566516","https://openalex.org/W1964182704","https://openalex.org/W2118487491","https://openalex.org/W3042080464"],"abstract_inverted_index":{"Parallel":[0],"counters":[1,26,44],"are":[2,14],"the":[3,59],"building":[4],"blocks":[5],"of":[6,30],"partial":[7],"product":[8],"reduction":[9],"tree":[10],"(PPRT)":[11],"circuits,":[12],"which":[13],"required":[15],"for":[16],"high-performance":[17],"multiplication.":[18],"In":[19],"this":[20],"paper":[21],"we":[22],"will":[23],"implement":[24],"novel":[25],"using":[27,42],"a":[28],"hybrid":[29],"domino":[31,60],"and":[32,52],"threshold":[33],"logic.":[34],"A":[35],"test":[36],"64":[37,40],"/spl":[38],"times/":[39],"PPRT":[41],"these":[43],"was":[45],"found":[46],"to":[47,58],"reduce":[48],"latency":[49],"by":[50,55],"39%":[51],"device":[53],"count":[54],"38%":[56],"compared":[57],"logic":[61],"equivalent.":[62]},"counts_by_year":[],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}