{"id":"https://openalex.org/W1574635766","doi":"https://doi.org/10.1109/isvlsi.2004.1339540","title":"Implementation of JPEG2000 arithmetic decoder on a dynamically reconfigurable ATMEL FPGA","display_name":"Implementation of JPEG2000 arithmetic decoder on a dynamically reconfigurable ATMEL FPGA","publication_year":2004,"publication_date":"2004-10-04","ids":{"openalex":"https://openalex.org/W1574635766","doi":"https://doi.org/10.1109/isvlsi.2004.1339540","mag":"1574635766"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2004.1339540","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2004.1339540","pdf_url":null,"source":{"id":"https://openalex.org/S4306418593","display_name":"IEEE Computer Society Annual Symposium on VLSI","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Society Annual Symposium on VLSI","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5052264913","display_name":"Sophie Bouchoux","orcid":null},"institutions":[{"id":"https://openalex.org/I177064439","display_name":"Universit\u00e9 de Bourgogne","ror":"https://ror.org/03k1bsr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I177064439"]},{"id":"https://openalex.org/I4210136953","display_name":"Laboratoire d\u2019\u00c9lectronique, Informatique et Image","ror":"https://ror.org/04gnd7c94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I190752583","https://openalex.org/I190861549","https://openalex.org/I4210118524","https://openalex.org/I4210134562","https://openalex.org/I4210136953","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"S. Bouchoux","raw_affiliation_strings":["LE2I, France","Univ. de Bourgogne, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LE2I, France","institution_ids":["https://openalex.org/I4210136953"]},{"raw_affiliation_string":"Univ. de Bourgogne, France","institution_ids":["https://openalex.org/I177064439"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5033215653","display_name":"El\u2010Bay Bourennane","orcid":"https://orcid.org/0000-0002-4809-3002"},"institutions":[{"id":"https://openalex.org/I177064439","display_name":"Universit\u00e9 de Bourgogne","ror":"https://ror.org/03k1bsr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I177064439"]},{"id":"https://openalex.org/I4210136953","display_name":"Laboratoire d\u2019\u00c9lectronique, Informatique et Image","ror":"https://ror.org/04gnd7c94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I190752583","https://openalex.org/I190861549","https://openalex.org/I4210118524","https://openalex.org/I4210134562","https://openalex.org/I4210136953","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"E.-B. Bourennane","raw_affiliation_strings":["LE2I, France","Univ. de Bourgogne, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LE2I, France","institution_ids":["https://openalex.org/I4210136953"]},{"raw_affiliation_string":"Univ. de Bourgogne, France","institution_ids":["https://openalex.org/I177064439"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5022771330","display_name":"Johel Mit\u00e9ran","orcid":"https://orcid.org/0000-0002-5400-0431"},"institutions":[{"id":"https://openalex.org/I177064439","display_name":"Universit\u00e9 de Bourgogne","ror":"https://ror.org/03k1bsr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I177064439"]},{"id":"https://openalex.org/I4210136953","display_name":"Laboratoire d\u2019\u00c9lectronique, Informatique et Image","ror":"https://ror.org/04gnd7c94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I190752583","https://openalex.org/I190861549","https://openalex.org/I4210118524","https://openalex.org/I4210134562","https://openalex.org/I4210136953","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"J. Miteran","raw_affiliation_strings":["LE2I, France","Univ. de Bourgogne, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LE2I, France","institution_ids":["https://openalex.org/I4210136953"]},{"raw_affiliation_string":"Univ. de Bourgogne, France","institution_ids":["https://openalex.org/I177064439"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5077489487","display_name":"Michel Paindavoine","orcid":"https://orcid.org/0000-0002-6026-9453"},"institutions":[{"id":"https://openalex.org/I177064439","display_name":"Universit\u00e9 de Bourgogne","ror":"https://ror.org/03k1bsr36","country_code":"FR","type":"education","lineage":["https://openalex.org/I177064439"]},{"id":"https://openalex.org/I4210136953","display_name":"Laboratoire d\u2019\u00c9lectronique, Informatique et Image","ror":"https://ror.org/04gnd7c94","country_code":"FR","type":"facility","lineage":["https://openalex.org/I1294671590","https://openalex.org/I190752583","https://openalex.org/I190861549","https://openalex.org/I4210118524","https://openalex.org/I4210134562","https://openalex.org/I4210136953","https://openalex.org/I4210159245"]}],"countries":["FR"],"is_corresponding":false,"raw_author_name":"M. Paindavoine","raw_affiliation_strings":["LE2I, France","Univ. de Bourgogne, France"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"LE2I, France","institution_ids":["https://openalex.org/I4210136953"]},{"raw_affiliation_string":"Univ. de Bourgogne, France","institution_ids":["https://openalex.org/I177064439"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":4,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.4014,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.45523256,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":94,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"237","last_page":"238"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10901","display_name":"Advanced Data Compression Techniques","score":0.9969000220298767,"subfield":{"id":"https://openalex.org/subfields/1707","display_name":"Computer Vision and Pattern Recognition"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11034","display_name":"Digital Filter Design and Implementation","score":0.9825999736785889,"subfield":{"id":"https://openalex.org/subfields/1711","display_name":"Signal Processing"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9746999740600586,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/control-reconfiguration","display_name":"Control reconfiguration","score":0.8383818864822388},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.8340601921081543},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7742589712142944},{"id":"https://openalex.org/keywords/jpeg-2000","display_name":"JPEG 2000","score":0.7189450263977051},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.5309566855430603},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.48019468784332275},{"id":"https://openalex.org/keywords/reconfigurable-computing","display_name":"Reconfigurable computing","score":0.46886733174324036},{"id":"https://openalex.org/keywords/decoding-methods","display_name":"Decoding methods","score":0.4527745842933655},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.42681100964546204},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.4105187952518463},{"id":"https://openalex.org/keywords/image-compression","display_name":"Image compression","score":0.13101395964622498},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.11040604114532471},{"id":"https://openalex.org/keywords/image-processing","display_name":"Image processing","score":0.09929615259170532},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.07682299613952637},{"id":"https://openalex.org/keywords/image","display_name":"Image (mathematics)","score":0.07148399949073792}],"concepts":[{"id":"https://openalex.org/C119701452","wikidata":"https://www.wikidata.org/wiki/Q5165881","display_name":"Control reconfiguration","level":2,"score":0.8383818864822388},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.8340601921081543},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7742589712142944},{"id":"https://openalex.org/C69216139","wikidata":"https://www.wikidata.org/wiki/Q931783","display_name":"JPEG 2000","level":5,"score":0.7189450263977051},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.5309566855430603},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.48019468784332275},{"id":"https://openalex.org/C142962650","wikidata":"https://www.wikidata.org/wiki/Q240838","display_name":"Reconfigurable computing","level":3,"score":0.46886733174324036},{"id":"https://openalex.org/C57273362","wikidata":"https://www.wikidata.org/wiki/Q576722","display_name":"Decoding methods","level":2,"score":0.4527745842933655},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.42681100964546204},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.4105187952518463},{"id":"https://openalex.org/C13481523","wikidata":"https://www.wikidata.org/wiki/Q412438","display_name":"Image compression","level":4,"score":0.13101395964622498},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.11040604114532471},{"id":"https://openalex.org/C9417928","wikidata":"https://www.wikidata.org/wiki/Q1070689","display_name":"Image processing","level":3,"score":0.09929615259170532},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.07682299613952637},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.07148399949073792}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi.2004.1339540","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2004.1339540","pdf_url":null,"source":{"id":"https://openalex.org/S4306418593","display_name":"IEEE Computer Society Annual Symposium on VLSI","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Society Annual Symposium on VLSI","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":2,"referenced_works":["https://openalex.org/W2030265202","https://openalex.org/W2118217749"],"related_works":["https://openalex.org/W2810427553","https://openalex.org/W2135053878","https://openalex.org/W2941434274","https://openalex.org/W4249632163","https://openalex.org/W1760305469","https://openalex.org/W2797161794","https://openalex.org/W2073075351","https://openalex.org/W2340647897","https://openalex.org/W2808484818","https://openalex.org/W1574948540"],"abstract_inverted_index":{"This":[0],"paper":[1],"is":[2,26],"about":[3],"the":[4,10],"implementation":[5,25],"of":[6,9,40],"a":[7,18],"part":[8],"JPEG2000":[11],"algorithm":[12],"(MQ-decoder":[13],"and":[14],"arithmetic":[15],"decoder)":[16],"in":[17],"FPGA":[19],"by":[20],"using":[21],"dynamic":[22,38],"reconfiguration.":[23],"The":[24],"done":[27],"on":[28],"an":[29],"architecture":[30],"named":[31],"ARDOISE,":[32],"created":[33],"to":[34],"study":[35],"fine":[36],"grain":[37],"reconfiguration":[39],"FPGAs.":[41]},"counts_by_year":[{"year":2012,"cited_by_count":2}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}