{"id":"https://openalex.org/W2101627007","doi":"https://doi.org/10.1109/isvlsi.2004.1339506","title":"System-level design techniques for throughput and power optimization of multiprocessor SoC architectures","display_name":"System-level design techniques for throughput and power optimization of multiprocessor SoC architectures","publication_year":2004,"publication_date":"2004-10-04","ids":{"openalex":"https://openalex.org/W2101627007","doi":"https://doi.org/10.1109/isvlsi.2004.1339506","mag":"2101627007"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2004.1339506","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2004.1339506","pdf_url":null,"source":{"id":"https://openalex.org/S4306418593","display_name":"IEEE Computer Society Annual Symposium on VLSI","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Society Annual Symposium on VLSI","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5110252193","display_name":"K. Srinivasan","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Srinivasan","raw_affiliation_strings":["Department of CSE, Arizona State University, Tempe, AZ, USA","Department of Computer Science & Engineering, Arizona State University, Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of CSE, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Department of Computer Science & Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5037021280","display_name":"N. Telkar","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Telkar","raw_affiliation_strings":["Department of CSE, Arizona State University, Tempe, AZ, USA","Department of Computer Science & Engineering, Arizona State University, Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of CSE, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Department of Computer Science & Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5026844545","display_name":"V. Ramamurthi","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"V. Ramamurthi","raw_affiliation_strings":["Department of CSE, Arizona State University, Tempe, AZ, USA","Department of Computer Science & Engineering, Arizona State University, Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of CSE, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Department of Computer Science & Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5109416106","display_name":"Karam S. Chatha","orcid":null},"institutions":[{"id":"https://openalex.org/I55732556","display_name":"Arizona State University","ror":"https://ror.org/03efmqc40","country_code":"US","type":"education","lineage":["https://openalex.org/I55732556"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K.S. Chatha","raw_affiliation_strings":["Department of CSE, Arizona State University, Tempe, AZ, USA","Department of Computer Science & Engineering, Arizona State University, Tempe, AZ, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of CSE, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]},{"raw_affiliation_string":"Department of Computer Science & Engineering, Arizona State University, Tempe, AZ, USA","institution_ids":["https://openalex.org/I55732556"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I55732556"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":2,"citation_normalized_percentile":{"value":0.12508346,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"39","last_page":"45"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10829","display_name":"Interconnection Networks and Systems","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1705","display_name":"Computer Networks and Communications"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7911071181297302},{"id":"https://openalex.org/keywords/heuristic","display_name":"Heuristic","score":0.6733154058456421},{"id":"https://openalex.org/keywords/multiprocessing","display_name":"Multiprocessing","score":0.6650446057319641},{"id":"https://openalex.org/keywords/power-optimization","display_name":"Power optimization","score":0.6228084564208984},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.5622924566268921},{"id":"https://openalex.org/keywords/dynamic-voltage-scaling","display_name":"Dynamic voltage scaling","score":0.5597921013832092},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.5145120620727539},{"id":"https://openalex.org/keywords/throughput","display_name":"Throughput","score":0.4996659755706787},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.499070405960083},{"id":"https://openalex.org/keywords/dynamic-demand","display_name":"Dynamic demand","score":0.4688611626625061},{"id":"https://openalex.org/keywords/loop-unrolling","display_name":"Loop unrolling","score":0.4575277268886566},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4231393337249756},{"id":"https://openalex.org/keywords/power-management","display_name":"Power management","score":0.4227522611618042},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.4105229377746582},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.35327064990997314},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.346771776676178}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7911071181297302},{"id":"https://openalex.org/C173801870","wikidata":"https://www.wikidata.org/wiki/Q201413","display_name":"Heuristic","level":2,"score":0.6733154058456421},{"id":"https://openalex.org/C4822641","wikidata":"https://www.wikidata.org/wiki/Q846651","display_name":"Multiprocessing","level":2,"score":0.6650446057319641},{"id":"https://openalex.org/C168292644","wikidata":"https://www.wikidata.org/wiki/Q10860336","display_name":"Power optimization","level":4,"score":0.6228084564208984},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.5622924566268921},{"id":"https://openalex.org/C2776047111","wikidata":"https://www.wikidata.org/wiki/Q632037","display_name":"Dynamic voltage scaling","level":3,"score":0.5597921013832092},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.5145120620727539},{"id":"https://openalex.org/C157764524","wikidata":"https://www.wikidata.org/wiki/Q1383412","display_name":"Throughput","level":3,"score":0.4996659755706787},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.499070405960083},{"id":"https://openalex.org/C45872418","wikidata":"https://www.wikidata.org/wiki/Q5318966","display_name":"Dynamic demand","level":3,"score":0.4688611626625061},{"id":"https://openalex.org/C76970557","wikidata":"https://www.wikidata.org/wiki/Q1869750","display_name":"Loop unrolling","level":3,"score":0.4575277268886566},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4231393337249756},{"id":"https://openalex.org/C2778774385","wikidata":"https://www.wikidata.org/wiki/Q4437810","display_name":"Power management","level":3,"score":0.4227522611618042},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.4105229377746582},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.35327064990997314},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.346771776676178},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C169590947","wikidata":"https://www.wikidata.org/wiki/Q47506","display_name":"Compiler","level":2,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C555944384","wikidata":"https://www.wikidata.org/wiki/Q249","display_name":"Wireless","level":2,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isvlsi.2004.1339506","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2004.1339506","pdf_url":null,"source":{"id":"https://openalex.org/S4306418593","display_name":"IEEE Computer Society Annual Symposium on VLSI","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":null,"host_organization_name":null,"host_organization_lineage":[],"host_organization_lineage_names":[],"type":"conference"},"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Society Annual Symposium on VLSI","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.111.3028","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.111.3028","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.eas.asu.edu/~csrl/publications/system-level.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.8600000143051147,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":21,"referenced_works":["https://openalex.org/W1999640823","https://openalex.org/W2006075719","https://openalex.org/W2056760934","https://openalex.org/W2078308569","https://openalex.org/W2104865575","https://openalex.org/W2109093878","https://openalex.org/W2113253493","https://openalex.org/W2117998167","https://openalex.org/W2136244995","https://openalex.org/W2136982937","https://openalex.org/W2138625816","https://openalex.org/W2145219443","https://openalex.org/W2146828012","https://openalex.org/W2152951583","https://openalex.org/W2167625280","https://openalex.org/W3145128584","https://openalex.org/W4235090510","https://openalex.org/W4238849053","https://openalex.org/W4246219036","https://openalex.org/W6676281777","https://openalex.org/W6681274207"],"related_works":["https://openalex.org/W4290564873","https://openalex.org/W2105524902","https://openalex.org/W4254521933","https://openalex.org/W2121772322","https://openalex.org/W1980699667","https://openalex.org/W4236555467","https://openalex.org/W2069596239","https://openalex.org/W1965563521","https://openalex.org/W2126495708","https://openalex.org/W2084499947"],"abstract_inverted_index":{"Innovative":[0],"system-level":[1,31,140],"computer-aided":[2],"design":[3,34],"techniques":[4,50,94,136,164,189],"are":[5,16,168,190],"required":[6],"for":[7,165],"optimizing":[8],"the":[9,26,77,82,88,93,156,178,183,193],"performance":[10],"and":[11,37,59,63,73,84,100,112,130,162,174],"power":[12,33,54,65,78,102,141],"of":[13,30,35,87,92,177,200],"applications":[14,40],"that":[15,51],"mapped":[17],"to":[18,75,114],"multiprocessor":[19],"system-on-chip":[20],"(SoC)":[21],"architectures.":[22],"The":[23,90],"paper":[24,47],"addresses":[25],"hitherto":[27],"unexplored":[28],"problem":[29],"low":[32,53,98],"multimedia":[36],"network":[38],"processing":[39],"with":[41,68,107,119,145],"deadline":[42,85],"greater":[43],"than":[44,192],"period.":[45],"This":[46],"presents":[48],"four":[49],"combine":[52],"optimizations":[55],"(namely":[56],"dynamic":[57,64],"voltage":[58],"frequency":[60],"scaling":[61],"(DVS)":[62],"management":[66],"(DPM))":[67],"loop":[69],"transformations":[70],"(functional":[71],"pipelining":[72],"unrolling)":[74],"minimize":[76],"consumption,":[79],"while":[80],"satisfying":[81],"period":[83],"constraints":[86],"application.":[89],"strengths":[91],"lie":[95],"in":[96,127,138],"their":[97],"complexity":[99],"large":[101,139],"consumption":[103],"savings":[104],"when":[105,117,143],"compared":[106,118,144],"existing":[108,146],"heuristic":[109,147,188],"based":[110,122,185,195],"approaches,":[111],"close":[113],"optimum":[115,179],"results":[116,157],"our":[120,135,160],"ILP":[121,184,194],"approach":[123,196],"(presented":[124],"elsewhere":[125],"stated":[126],"K.":[128],"Srinivasan":[129],"K.S.":[131],"Chatha":[132],"(2004)).":[133],"All":[134],"result":[137],"reductions":[142],"approaches":[148],"(max:":[149],"55.45%,":[150],"min:":[151],"28.60%,":[152],"ave:":[153],"42.02%).":[154],"Further,":[155],"produced":[158,181],"by":[159,182,197],"deterministic":[161],"stochastic":[163],"realistic":[166],"benchmarks":[167],"on":[169],"an":[170],"average":[171],"within":[172],"12.07%":[173],"4.125%,":[175],"respectively":[176],"solution":[180],"approach.":[186],"Our":[187],"faster":[191],"several":[198],"orders":[199],"magnitude.":[201]},"counts_by_year":[],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}