{"id":"https://openalex.org/W2167671135","doi":"https://doi.org/10.1109/isvlsi.2003.1183495","title":"Layout-aware analog system synthesis based on symbolic layout description and combined block parameter exploration, placement and global routing","display_name":"Layout-aware analog system synthesis based on symbolic layout description and combined block parameter exploration, placement and global routing","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W2167671135","doi":"https://doi.org/10.1109/isvlsi.2003.1183495","mag":"2167671135"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2003.1183495","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2003.1183495","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5109898844","display_name":"Hua Tang","orcid":null},"institutions":[{"id":"https://openalex.org/I1327163397","display_name":"State University of New York","ror":"https://ror.org/01q1z8k08","country_code":"US","type":"education","lineage":["https://openalex.org/I1327163397"]},{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hua Tang","raw_affiliation_strings":["VLSI Systems Design Laboratory, Electrical and Computer Engineering Department, State University of New York, Stony Brook, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Systems Design Laboratory, Electrical and Computer Engineering Department, State University of New York, Stony Brook, NY, USA","institution_ids":["https://openalex.org/I1327163397","https://openalex.org/I59553526"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100323345","display_name":"Hui Zhang","orcid":"https://orcid.org/0000-0001-6952-4839"},"institutions":[{"id":"https://openalex.org/I1327163397","display_name":"State University of New York","ror":"https://ror.org/01q1z8k08","country_code":"US","type":"education","lineage":["https://openalex.org/I1327163397"]},{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Hui Zhang","raw_affiliation_strings":["VLSI Systems Design Laboratory, Electrical and Computer Engineering Department, State University of New York, Stony Brook, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Systems Design Laboratory, Electrical and Computer Engineering Department, State University of New York, Stony Brook, NY, USA","institution_ids":["https://openalex.org/I1327163397","https://openalex.org/I59553526"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5080972445","display_name":"Alex Doboli","orcid":"https://orcid.org/0000-0003-2472-4014"},"institutions":[{"id":"https://openalex.org/I1327163397","display_name":"State University of New York","ror":"https://ror.org/01q1z8k08","country_code":"US","type":"education","lineage":["https://openalex.org/I1327163397"]},{"id":"https://openalex.org/I59553526","display_name":"Stony Brook University","ror":"https://ror.org/05qghxh33","country_code":"US","type":"education","lineage":["https://openalex.org/I59553526"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Doboli","raw_affiliation_strings":["VLSI Systems Design Laboratory, Electrical and Computer Engineering Department, State University of New York, Stony Brook, NY, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"VLSI Systems Design Laboratory, Electrical and Computer Engineering Department, State University of New York, Stony Brook, NY, USA","institution_ids":["https://openalex.org/I1327163397","https://openalex.org/I59553526"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":null,"has_fulltext":false,"cited_by_count":7,"citation_normalized_percentile":null,"cited_by_percentile_year":null,"biblio":{"volume":"26","issue":null,"first_page":"266","last_page":"271"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991000294685364,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11527","display_name":"3D IC and TSV technologies","score":0.9983000159263611,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6988284587860107},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.6816450357437134},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.6064296960830688},{"id":"https://openalex.org/keywords/integrated-circuit-layout","display_name":"Integrated circuit layout","score":0.6042137742042542},{"id":"https://openalex.org/keywords/block","display_name":"Block (permutation group theory)","score":0.5875985622406006},{"id":"https://openalex.org/keywords/generality","display_name":"Generality","score":0.521243155002594},{"id":"https://openalex.org/keywords/ic-layout-editor","display_name":"IC layout editor","score":0.5198215246200562},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.5112783908843994},{"id":"https://openalex.org/keywords/graph","display_name":"Graph","score":0.4981718063354492},{"id":"https://openalex.org/keywords/converters","display_name":"Converters","score":0.49302050471305847},{"id":"https://openalex.org/keywords/place-and-route","display_name":"Place and route","score":0.4343223571777344},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.4165481626987457},{"id":"https://openalex.org/keywords/physical-design","display_name":"Physical design","score":0.4121301472187042},{"id":"https://openalex.org/keywords/theoretical-computer-science","display_name":"Theoretical computer science","score":0.4094931185245514},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.40715476870536804},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.40419644117355347},{"id":"https://openalex.org/keywords/circuit-extraction","display_name":"Circuit extraction","score":0.2761196494102478},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.24390387535095215},{"id":"https://openalex.org/keywords/circuit-design","display_name":"Circuit design","score":0.19220152497291565},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.18149486184120178},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16777706146240234},{"id":"https://openalex.org/keywords/equivalent-circuit","display_name":"Equivalent circuit","score":0.12945589423179626},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.1159677505493164},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.11524620652198792},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.09404441714286804},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.08770135045051575}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6988284587860107},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.6816450357437134},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.6064296960830688},{"id":"https://openalex.org/C2765594","wikidata":"https://www.wikidata.org/wiki/Q2624187","display_name":"Integrated circuit layout","level":3,"score":0.6042137742042542},{"id":"https://openalex.org/C2777210771","wikidata":"https://www.wikidata.org/wiki/Q4927124","display_name":"Block (permutation group theory)","level":2,"score":0.5875985622406006},{"id":"https://openalex.org/C2780767217","wikidata":"https://www.wikidata.org/wiki/Q5532421","display_name":"Generality","level":2,"score":0.521243155002594},{"id":"https://openalex.org/C5546195","wikidata":"https://www.wikidata.org/wiki/Q5969842","display_name":"IC layout editor","level":5,"score":0.5198215246200562},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.5112783908843994},{"id":"https://openalex.org/C132525143","wikidata":"https://www.wikidata.org/wiki/Q141488","display_name":"Graph","level":2,"score":0.4981718063354492},{"id":"https://openalex.org/C2778422915","wikidata":"https://www.wikidata.org/wiki/Q10302051","display_name":"Converters","level":3,"score":0.49302050471305847},{"id":"https://openalex.org/C127879752","wikidata":"https://www.wikidata.org/wiki/Q3390760","display_name":"Place and route","level":3,"score":0.4343223571777344},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.4165481626987457},{"id":"https://openalex.org/C188817802","wikidata":"https://www.wikidata.org/wiki/Q13426855","display_name":"Physical design","level":3,"score":0.4121301472187042},{"id":"https://openalex.org/C80444323","wikidata":"https://www.wikidata.org/wiki/Q2878974","display_name":"Theoretical computer science","level":1,"score":0.4094931185245514},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.40715476870536804},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.40419644117355347},{"id":"https://openalex.org/C26490066","wikidata":"https://www.wikidata.org/wiki/Q17006835","display_name":"Circuit extraction","level":4,"score":0.2761196494102478},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.24390387535095215},{"id":"https://openalex.org/C190560348","wikidata":"https://www.wikidata.org/wiki/Q3245116","display_name":"Circuit design","level":2,"score":0.19220152497291565},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.18149486184120178},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16777706146240234},{"id":"https://openalex.org/C23572009","wikidata":"https://www.wikidata.org/wiki/Q964981","display_name":"Equivalent circuit","level":3,"score":0.12945589423179626},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.1159677505493164},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.11524620652198792},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.09404441714286804},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.08770135045051575},{"id":"https://openalex.org/C542102704","wikidata":"https://www.wikidata.org/wiki/Q183257","display_name":"Psychotherapist","level":1,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0},{"id":"https://openalex.org/C15744967","wikidata":"https://www.wikidata.org/wiki/Q9418","display_name":"Psychology","level":0,"score":0.0},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi.2003.1183495","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2003.1183495","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W29830616","https://openalex.org/W560265616","https://openalex.org/W562583503","https://openalex.org/W1530621902","https://openalex.org/W1559215823","https://openalex.org/W1566907904","https://openalex.org/W1575415367","https://openalex.org/W2003837070","https://openalex.org/W2043193943","https://openalex.org/W2096249093","https://openalex.org/W2100128641","https://openalex.org/W2100882222","https://openalex.org/W2106476087","https://openalex.org/W2108092549","https://openalex.org/W2113329856","https://openalex.org/W2141776905","https://openalex.org/W2145458600","https://openalex.org/W2146519106","https://openalex.org/W2146875007","https://openalex.org/W2160235668","https://openalex.org/W4230416342","https://openalex.org/W4244194021","https://openalex.org/W4251126590","https://openalex.org/W6601272623","https://openalex.org/W6631831516","https://openalex.org/W6633255691","https://openalex.org/W6633902130","https://openalex.org/W6661110980","https://openalex.org/W6681477792"],"related_works":["https://openalex.org/W1873584906","https://openalex.org/W2044122268","https://openalex.org/W2357425846","https://openalex.org/W1605062719","https://openalex.org/W2595178692","https://openalex.org/W162881505","https://openalex.org/W2967850598","https://openalex.org/W2102676394","https://openalex.org/W2185927297","https://openalex.org/W2251104045"],"abstract_inverted_index":{"This":[0],"paper":[1,48],"presents":[2],"a":[3],"new":[4],"methodology":[5,13,86],"for":[6,45,90],"layout-aware":[7],"synthesis":[8,85],"of":[9,62,70,83],"analog":[10],"systems.":[11],"The":[12,47],"combines":[14],"block":[15,18,51],"parameter":[16,52],"exploration,":[17,53],"placement":[19,54],"and":[20,55,67,95],"global":[21,56],"interconnect":[22],"routing":[23,57],"while":[24],"maintaining":[25],"an":[26],"accurate":[27],"perspective":[28],"on":[29],"the":[30,63,81,84],"layout":[31],"parasitics.":[32],"An":[33],"original":[34],"system":[35],"representation":[36],"(called":[37],"Layout":[38],"Constraint":[39],"Graphs":[40],"-":[41],"LCG)":[42],"was":[43],"developed":[44],"synthesis.":[46],"discusses":[49],"how":[50],"are":[58,74],"expressed":[59],"in":[60],"terms":[61],"LCG":[64],"graph.":[65],"AC":[66],"transient":[68],"performances":[69],"each":[71],"explored":[72],"solution":[73],"obtained":[75],"using":[76],"SPICE":[77],"simulations.":[78],"Experiments":[79],"show":[80],"generality":[82],"by":[87],"providing":[88],"results":[89],"several":[91],"applications":[92],"including":[93],"filters":[94],"converters.":[96]},"counts_by_year":[{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-22T07:51:19.307946","created_date":"2025-10-10T00:00:00"}