{"id":"https://openalex.org/W2170876797","doi":"https://doi.org/10.1109/isvlsi.2003.1183362","title":"Peak power minimization through datapath scheduling","display_name":"Peak power minimization through datapath scheduling","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W2170876797","doi":"https://doi.org/10.1109/isvlsi.2003.1183362","mag":"2170876797"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2003.1183362","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2003.1183362","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5070359867","display_name":"Saraju P. Mohanty","orcid":"https://orcid.org/0000-0003-2959-6541"},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.P. Mohanty","raw_affiliation_strings":["Department of Computer Science and Engineering, Nanomaterial and Nanomanufacturing Research Center, University of South Florida, Tampa, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Nanomaterial and Nanomanufacturing Research Center, University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5027665366","display_name":"N. Ranganathan","orcid":null},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"N. Ranganathan","raw_affiliation_strings":["Department of Computer Science and Engineering, Nanomaterial and Nanomanufacturing Research Center, University of South Florida, Tampa, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Nanomaterial and Nanomanufacturing Research Center, University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110276381","display_name":"S.K. Chappidi","orcid":null},"institutions":[{"id":"https://openalex.org/I2613432","display_name":"University of South Florida","ror":"https://ror.org/032db5x82","country_code":"US","type":"education","lineage":["https://openalex.org/I2613432"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"S.K. Chappidi","raw_affiliation_strings":["Department of Computer Science and Engineering, Nanomaterial and Nanomanufacturing Research Center, University of South Florida, Tampa, FL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science and Engineering, Nanomaterial and Nanomanufacturing Research Center, University of South Florida, Tampa, FL, USA","institution_ids":["https://openalex.org/I2613432"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I2613432"],"apc_list":null,"apc_paid":null,"fwci":3.4461,"has_fulltext":false,"cited_by_count":29,"citation_normalized_percentile":{"value":0.93376126,"is_in_top_1_percent":false,"is_in_top_10_percent":true},"cited_by_percentile_year":{"min":89,"max":99},"biblio":{"volume":null,"issue":null,"first_page":"121","last_page":"126"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/datapath","display_name":"Datapath","score":0.9745948910713196},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6401711106300354},{"id":"https://openalex.org/keywords/scheduling","display_name":"Scheduling (production processes)","score":0.6221688389778137},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.5863972306251526},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.5556532740592957},{"id":"https://openalex.org/keywords/integer-programming","display_name":"Integer programming","score":0.5349931120872498},{"id":"https://openalex.org/keywords/linear-programming","display_name":"Linear programming","score":0.4963391423225403},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.486652672290802},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.4808119535446167},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.46331122517585754},{"id":"https://openalex.org/keywords/mathematical-optimization","display_name":"Mathematical optimization","score":0.4598487317562103},{"id":"https://openalex.org/keywords/job-shop-scheduling","display_name":"Job shop scheduling","score":0.41065657138824463},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.41031157970428467},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.33353567123413086},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.2712196707725525},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.25603699684143066},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.21272549033164978},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.20861268043518066},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.16912439465522766},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.1483810842037201},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.0775911808013916}],"concepts":[{"id":"https://openalex.org/C2781198647","wikidata":"https://www.wikidata.org/wiki/Q1633673","display_name":"Datapath","level":2,"score":0.9745948910713196},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6401711106300354},{"id":"https://openalex.org/C206729178","wikidata":"https://www.wikidata.org/wiki/Q2271896","display_name":"Scheduling (production processes)","level":2,"score":0.6221688389778137},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.5863972306251526},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.5556532740592957},{"id":"https://openalex.org/C56086750","wikidata":"https://www.wikidata.org/wiki/Q6042592","display_name":"Integer programming","level":2,"score":0.5349931120872498},{"id":"https://openalex.org/C41045048","wikidata":"https://www.wikidata.org/wiki/Q202843","display_name":"Linear programming","level":2,"score":0.4963391423225403},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.486652672290802},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.4808119535446167},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.46331122517585754},{"id":"https://openalex.org/C126255220","wikidata":"https://www.wikidata.org/wiki/Q141495","display_name":"Mathematical optimization","level":1,"score":0.4598487317562103},{"id":"https://openalex.org/C55416958","wikidata":"https://www.wikidata.org/wiki/Q6206757","display_name":"Job shop scheduling","level":3,"score":0.41065657138824463},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.41031157970428467},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.33353567123413086},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.2712196707725525},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.25603699684143066},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.21272549033164978},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.20861268043518066},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.16912439465522766},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.1483810842037201},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.0775911808013916},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isvlsi.2003.1183362","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2003.1183362","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings.","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.12.9397","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.12.9397","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.csee.usf.edu/~smohanty/research/ConfPapers/ISVLSI2003PaperMohanty.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":16,"referenced_works":["https://openalex.org/W1938409394","https://openalex.org/W2011579672","https://openalex.org/W2051230585","https://openalex.org/W2068447851","https://openalex.org/W2070316659","https://openalex.org/W2104253428","https://openalex.org/W2117378467","https://openalex.org/W2123611365","https://openalex.org/W2148004475","https://openalex.org/W2155755017","https://openalex.org/W2156992164","https://openalex.org/W2165867688","https://openalex.org/W2168322670","https://openalex.org/W2169281837","https://openalex.org/W4239807970","https://openalex.org/W6682819323"],"related_works":["https://openalex.org/W2109699519","https://openalex.org/W2006568360","https://openalex.org/W102726818","https://openalex.org/W4233616027","https://openalex.org/W4285278887","https://openalex.org/W2365237642","https://openalex.org/W2995925505","https://openalex.org/W2773399470","https://openalex.org/W3116484972","https://openalex.org/W2941986668"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3],"describe":[4],"new":[5],"integer":[6],"linear":[7],"programming":[8],"models":[9],"and":[10,33,50,57,86,138,158],"algorithms":[11,53,77,99],"for":[12,37,118,164],"datapath":[13,94],"scheduling":[14,76],"that":[15,117],"aim":[16],"at":[17,63],"minimizing":[18],"peak":[19,38,83,133,152],"power":[20,39,84,88,134,153],"while":[21,41],"maintaining":[22],"performance.":[23],"The":[24,52,71,98],"first":[25],"algorithm,":[26,44],"MVDFC":[27],"combines":[28],"both":[29],"multiple":[30,47],"supply":[31,48,127],"voltages":[32,49,66],"dynamic":[34],"frequency":[35],"clocking":[36],"reduction,":[40],"the":[42,55,68,74,82,87,93,119,148],"second":[43],"MVMC":[45,149],"explores":[46],"multicycling.":[51],"use":[54],"number":[56],"type":[58],"of":[59,73,92,142],"different":[60,64,111],"functional":[61],"units":[62],"operating":[65],"as":[67],"resource":[69,112,123,166],"constraints.":[70,113,167],"effectiveness":[72],"proposed":[75],"is":[78,155,162],"studied":[79],"by":[80],"estimating":[81],"consumption":[85],"delay":[89],"product":[90],"(PDP)":[91],"circuit":[95],"being":[96],"synthesised.":[97],"have":[100],"been":[101],"applied":[102],"to":[103],"various":[104,122],"high":[105],"level":[106],"synthesis":[107],"benchmark":[108],"circuits":[109],"under":[110,121],"Experimental":[114],"results":[115],"show":[116],"MVDFC,":[120],"constraints":[124],"using":[125],"two":[126],"voltage":[128],"levels":[129],"(5.0V,":[130],"3.3V),":[131],"average":[132,139,151,159],"reduction":[135,141,154,161],"around":[136,156],"75%":[137],"PDP":[140,160],"60%":[143],"can":[144],"be":[145],"obtained.":[146],"For":[147],"scheme,":[150],"36%":[157],"20%,":[163],"similar":[165]},"counts_by_year":[{"year":2019,"cited_by_count":2},{"year":2017,"cited_by_count":1},{"year":2016,"cited_by_count":6},{"year":2015,"cited_by_count":3},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":2}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}