{"id":"https://openalex.org/W2147847689","doi":"https://doi.org/10.1109/isvlsi.2003.1183358","title":"Reconfigurable fast memory management system design for application specific processors","display_name":"Reconfigurable fast memory management system design for application specific processors","publication_year":2003,"publication_date":"2003-10-01","ids":{"openalex":"https://openalex.org/W2147847689","doi":"https://doi.org/10.1109/isvlsi.2003.1183358","mag":"2147847689"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2003.1183358","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2003.1183358","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5076179771","display_name":"S.K. Agun","orcid":null},"institutions":[{"id":"https://openalex.org/I180949307","display_name":"Illinois Institute of Technology","ror":"https://ror.org/037t3ry66","country_code":"US","type":"education","lineage":["https://openalex.org/I180949307"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S.K. Agun","raw_affiliation_strings":["Computer Science Department, Illinois Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, Illinois Institute of Technology, USA","institution_ids":["https://openalex.org/I180949307"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5055158787","display_name":"J. Morris Chang","orcid":"https://orcid.org/0000-0002-0660-7191"},"institutions":[{"id":"https://openalex.org/I180949307","display_name":"Illinois Institute of Technology","ror":"https://ror.org/037t3ry66","country_code":"US","type":"education","lineage":["https://openalex.org/I180949307"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Chang","raw_affiliation_strings":["Computer Science Department, Illinois Institute of Technology, USA"],"affiliations":[{"raw_affiliation_string":"Computer Science Department, Illinois Institute of Technology, USA","institution_ids":["https://openalex.org/I180949307"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5076179771"],"corresponding_institution_ids":["https://openalex.org/I180949307"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.2195811,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"92","last_page":"97"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10054","display_name":"Parallel Computing and Optimization Techniques","score":0.9907000064849854,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":0.9843999743461609,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10933","display_name":"Real-Time Systems Scheduling","score":0.9585000276565552,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.766909122467041},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.6340298652648926},{"id":"https://openalex.org/keywords/memory-management","display_name":"Memory management","score":0.6069790124893188},{"id":"https://openalex.org/keywords/vhdl","display_name":"VHDL","score":0.5971888303756714},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.5950683951377869},{"id":"https://openalex.org/keywords/reduced-instruction-set-computing","display_name":"Reduced instruction set computing","score":0.5099941492080688},{"id":"https://openalex.org/keywords/memory-protection","display_name":"Memory protection","score":0.446891188621521},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.4460068941116333},{"id":"https://openalex.org/keywords/memory-controller","display_name":"Memory controller","score":0.4420813024044037},{"id":"https://openalex.org/keywords/system-on-a-chip","display_name":"System on a chip","score":0.43588370084762573},{"id":"https://openalex.org/keywords/central-processing-unit","display_name":"Central processing unit","score":0.4327501356601715},{"id":"https://openalex.org/keywords/computer-hardware","display_name":"Computer hardware","score":0.38741374015808105},{"id":"https://openalex.org/keywords/virtual-memory","display_name":"Virtual memory","score":0.38256168365478516},{"id":"https://openalex.org/keywords/instruction-set","display_name":"Instruction set","score":0.20688891410827637},{"id":"https://openalex.org/keywords/semiconductor-memory","display_name":"Semiconductor memory","score":0.16464468836784363}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.766909122467041},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.6340298652648926},{"id":"https://openalex.org/C176649486","wikidata":"https://www.wikidata.org/wiki/Q2308807","display_name":"Memory management","level":3,"score":0.6069790124893188},{"id":"https://openalex.org/C36941000","wikidata":"https://www.wikidata.org/wiki/Q209455","display_name":"VHDL","level":3,"score":0.5971888303756714},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.5950683951377869},{"id":"https://openalex.org/C126298526","wikidata":"https://www.wikidata.org/wiki/Q189376","display_name":"Reduced instruction set computing","level":3,"score":0.5099941492080688},{"id":"https://openalex.org/C18131444","wikidata":"https://www.wikidata.org/wiki/Q163585","display_name":"Memory protection","level":5,"score":0.446891188621521},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.4460068941116333},{"id":"https://openalex.org/C100800780","wikidata":"https://www.wikidata.org/wiki/Q1175867","display_name":"Memory controller","level":3,"score":0.4420813024044037},{"id":"https://openalex.org/C118021083","wikidata":"https://www.wikidata.org/wiki/Q610398","display_name":"System on a chip","level":2,"score":0.43588370084762573},{"id":"https://openalex.org/C49154492","wikidata":"https://www.wikidata.org/wiki/Q5300","display_name":"Central processing unit","level":2,"score":0.4327501356601715},{"id":"https://openalex.org/C9390403","wikidata":"https://www.wikidata.org/wiki/Q3966","display_name":"Computer hardware","level":1,"score":0.38741374015808105},{"id":"https://openalex.org/C76399640","wikidata":"https://www.wikidata.org/wiki/Q189401","display_name":"Virtual memory","level":4,"score":0.38256168365478516},{"id":"https://openalex.org/C202491316","wikidata":"https://www.wikidata.org/wiki/Q272683","display_name":"Instruction set","level":2,"score":0.20688891410827637},{"id":"https://openalex.org/C98986596","wikidata":"https://www.wikidata.org/wiki/Q1143031","display_name":"Semiconductor memory","level":2,"score":0.16464468836784363}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi.2003.1183358","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2003.1183358","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W1750258973","https://openalex.org/W2038859986","https://openalex.org/W2118420116","https://openalex.org/W2151024523"],"related_works":["https://openalex.org/W2052673929","https://openalex.org/W2365474106","https://openalex.org/W1584308544","https://openalex.org/W4244773577","https://openalex.org/W2055367414","https://openalex.org/W2484072889","https://openalex.org/W4292874632","https://openalex.org/W2120751283","https://openalex.org/W2351705013","https://openalex.org/W1973030470"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"the":[3,8,42,56,62,70],"design":[4],"and":[5,79],"implementation":[6],"of":[7,64],"new":[9],"active":[10],"memory":[11,46,57,77],"manager":[12],"unit":[13,23,59],"(AMMU)":[14],"designed":[15],"to":[16,60],"be":[17],"embedded":[18],"into":[19],"system-on-chip":[20],"CPUs.":[21],"The":[22,35,66],"is":[24,39,53],"implemented":[25],"using":[26],"VHDL":[27],"in":[28,76],"field":[29],"programmable":[30],"gate":[31],"array":[32],"(FPGA)":[33],"technology.":[34],"modified":[36],"buddy":[37],"system":[38],"used":[40],"as":[41],"hardware":[43],"algorithm":[44],"for":[45,81],"management.":[47],"A":[48],"RISC":[49],"compatible":[50],"open-source":[51],"CPU":[52],"deployed":[54],"with":[55],"management":[58],"demonstrate":[61],"feasibility":[63],"implementation.":[65],"results":[67],"indicate":[68],"that":[69],"proposed":[71],"AMMU":[72],"achieves":[73],"high":[74],"performance":[75],"allocation":[78],"deallocation":[80],"software":[82],"systems.":[83]},"counts_by_year":[{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":1},{"year":2015,"cited_by_count":1}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}