{"id":"https://openalex.org/W2109674204","doi":"https://doi.org/10.1109/isvlsi.2003.1183354","title":"Modified Sakurai-Newton current model and its applications to CMOS digital circuit design","display_name":"Modified Sakurai-Newton current model and its applications to CMOS digital circuit design","publication_year":2003,"publication_date":"2003-01-01","ids":{"openalex":"https://openalex.org/W2109674204","doi":"https://doi.org/10.1109/isvlsi.2003.1183354","mag":"2109674204"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2003.1183354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2003.1183354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings.","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5100992314","display_name":"Makram M. Mansour","orcid":null},"institutions":[{"id":"https://openalex.org/I183874917","display_name":"Urbana University","ror":"https://ror.org/04kp3hw27","country_code":"US","type":"education","lineage":["https://openalex.org/I183874917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Makram M. Mansour","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA","institution_ids":["https://openalex.org/I183874917"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5038988201","display_name":"Mohammad M. Mansour","orcid":"https://orcid.org/0000-0002-8316-1330"},"institutions":[{"id":"https://openalex.org/I183874917","display_name":"Urbana University","ror":"https://ror.org/04kp3hw27","country_code":"US","type":"education","lineage":["https://openalex.org/I183874917"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Mohammad M. Mansour","raw_affiliation_strings":["Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng., Illinois Univ., Urbana, IL, USA","institution_ids":["https://openalex.org/I183874917"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5110251853","display_name":"A. Mehrotra","orcid":null},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Mehrotra","raw_affiliation_strings":["Coordinated Science Laboratory, University of Illinois, Urbana, IL"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Coordinated Science Laboratory, University of Illinois, Urbana, IL","institution_ids":["https://openalex.org/I157725225"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.7231,"has_fulltext":false,"cited_by_count":15,"citation_normalized_percentile":{"value":0.84260083,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":97},"biblio":{"volume":"3","issue":null,"first_page":"62","last_page":"69"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9997000098228455,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.7669672966003418},{"id":"https://openalex.org/keywords/transistor-model","display_name":"Transistor model","score":0.7006230354309082},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.6729419231414795},{"id":"https://openalex.org/keywords/semiconductor-device-modeling","display_name":"Semiconductor device modeling","score":0.5919489860534668},{"id":"https://openalex.org/keywords/inverter","display_name":"Inverter","score":0.5716416835784912},{"id":"https://openalex.org/keywords/current","display_name":"Current (fluid)","score":0.5488336086273193},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.49667054414749146},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4754055440425873},{"id":"https://openalex.org/keywords/digital-electronics","display_name":"Digital electronics","score":0.4738374650478363},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.4423544108867645},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.42424753308296204},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.40315648913383484},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.2544015049934387},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14493277668952942}],"concepts":[{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.7669672966003418},{"id":"https://openalex.org/C150169584","wikidata":"https://www.wikidata.org/wiki/Q7834319","display_name":"Transistor model","level":4,"score":0.7006230354309082},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.6729419231414795},{"id":"https://openalex.org/C4775677","wikidata":"https://www.wikidata.org/wiki/Q7449393","display_name":"Semiconductor device modeling","level":3,"score":0.5919489860534668},{"id":"https://openalex.org/C11190779","wikidata":"https://www.wikidata.org/wiki/Q664575","display_name":"Inverter","level":3,"score":0.5716416835784912},{"id":"https://openalex.org/C148043351","wikidata":"https://www.wikidata.org/wiki/Q4456944","display_name":"Current (fluid)","level":2,"score":0.5488336086273193},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.49667054414749146},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4754055440425873},{"id":"https://openalex.org/C81843906","wikidata":"https://www.wikidata.org/wiki/Q173156","display_name":"Digital electronics","level":3,"score":0.4738374650478363},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.4423544108867645},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.42424753308296204},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.40315648913383484},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.2544015049934387},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14493277668952942}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi.2003.1183354","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2003.1183354","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"IEEE Computer Society Annual Symposium on VLSI, 2003. Proceedings.","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1776049124","https://openalex.org/W2108368155","https://openalex.org/W2108923470","https://openalex.org/W2115832684","https://openalex.org/W2134067926","https://openalex.org/W2145750057","https://openalex.org/W2149516295","https://openalex.org/W2157024459","https://openalex.org/W2157764301","https://openalex.org/W3103339143","https://openalex.org/W6677404498","https://openalex.org/W6683178885","https://openalex.org/W6683306968"],"related_works":["https://openalex.org/W2797744477","https://openalex.org/W2018560541","https://openalex.org/W4234364140","https://openalex.org/W2118902095","https://openalex.org/W2945285759","https://openalex.org/W1972185800","https://openalex.org/W1968332896","https://openalex.org/W4399527091","https://openalex.org/W2228479887","https://openalex.org/W1670079182"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"a":[3,105,136,157],"model":[4,16,25,39,65,93,118,151],"for":[5,52,73,87],"estimating":[6,122],"the":[7,33,41,44,63,91,123,132,164],"drain":[8,49,58],"current":[9,50,59,85,124],"in":[10,121,125,145],"deep":[11],"submicron":[12],"CMOS":[13,81],"devices.":[14],"The":[15,37,56,149],"presented":[17],"is":[18,29,119],"an":[19],"extension":[20],"of":[21,43,108,142,166],"Sakurai":[22],"and":[23,27,77,112],"Newton's":[24],"(SN-model),":[26],"hence":[28],"referred":[30],"to":[31,99,147],"as":[32],"modified":[34],"SN-model":[35,45,134],"(MSN-model).":[36],"proposed":[38,64,92,150],"preserves":[40],"simplicity":[42],"while":[46],"providing":[47],"accurate":[48,120],"estimates":[51],"varying":[53],"device":[54],"widths.":[55],"transistor":[57,109],"values":[60,86],"predicted":[61],"by":[62],"are":[66],"compared":[67],"with":[68,140],"HSPICE":[69,95],"level":[70,159],"49":[71],"simulations":[72,96],"0.25":[74],"/spl":[75,79],"mu/m":[76,80],"0.18":[78],"processes.":[82],"Manually":[83],"computed":[84],"inverter":[88],"circuits":[89],"via":[90],"match":[94],"on":[97],"average":[98],"within":[100],"1.2%":[101],"(3%":[102],"maximum)":[103],"over":[104],"wide":[106],"range":[107],"widths,":[110,130],"fanouts,":[111],"input":[113],"rise/fall":[114],"times.":[115],"Further":[116],"this":[117],"series-connected":[126],"transistors":[127,141],"having":[128],"arbitrary":[129],"where":[131],"previous":[133],"requires":[135],"delay":[137],"degradation":[138],"factor":[139],"equal":[143],"sizes":[144],"order":[146],"work.":[148],"has":[152],"been":[153],"successfully":[154],"incorporated":[155],"into":[156],"senior":[158],"circuit":[160],"design":[161],"course":[162],"at":[163,168],"University":[165],"Illinois":[167],"Urbana-Champaign.":[169]},"counts_by_year":[{"year":2016,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2014,"cited_by_count":2},{"year":2012,"cited_by_count":3}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}