{"id":"https://openalex.org/W2107647816","doi":"https://doi.org/10.1109/isvlsi.2002.1016891","title":"A 1.2 V built-in architecture for high frequency on-line Iddq/delta Iddq test","display_name":"A 1.2 V built-in architecture for high frequency on-line Iddq/delta Iddq test","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2107647816","doi":"https://doi.org/10.1109/isvlsi.2002.1016891","mag":"2107647816"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2002.1016891","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2002.1016891","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5000465466","display_name":"S. Dragic","orcid":null},"institutions":[{"id":"https://openalex.org/I154425047","display_name":"University of Alberta","ror":"https://ror.org/0160cpw27","country_code":"CA","type":"education","lineage":["https://openalex.org/I154425047"]}],"countries":["CA"],"is_corresponding":false,"raw_author_name":"S. Dragic","raw_affiliation_strings":["Electrical and Computer Engineering Research Facility, University of Alberta, Edmonton, AB, Canada","Electr. & Comput. Eng. Res. Facility, Alberta Univ., Edmonton, Alta., Canada"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Research Facility, University of Alberta, Edmonton, AB, Canada","institution_ids":["https://openalex.org/I154425047"]},{"raw_affiliation_string":"Electr. & Comput. Eng. Res. Facility, Alberta Univ., Edmonton, Alta., Canada","institution_ids":["https://openalex.org/I154425047"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5062664944","display_name":"Martin Margala","orcid":"https://orcid.org/0000-0002-0034-0369"},"institutions":[{"id":"https://openalex.org/I5388228","display_name":"University of Rochester","ror":"https://ror.org/022kthw22","country_code":"US","type":"education","lineage":["https://openalex.org/I5388228"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"M. Margala","raw_affiliation_strings":["Electrical and Computer Engineering Department, University of Rochester, Rochester, NY, USA","University of Rochester"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Electrical and Computer Engineering Department, University of Rochester, Rochester, NY, USA","institution_ids":["https://openalex.org/I5388228"]},{"raw_affiliation_string":"University of Rochester","institution_ids":["https://openalex.org/I5388228"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":1.3947,"has_fulltext":false,"cited_by_count":13,"citation_normalized_percentile":{"value":0.80606689,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"165","last_page":"170"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10472","display_name":"Semiconductor materials and devices","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/iddq-testing","display_name":"Iddq testing","score":0.996955156326294},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5943340063095093},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.5593829154968262},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4824143648147583},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.424202561378479}],"concepts":[{"id":"https://openalex.org/C206678392","wikidata":"https://www.wikidata.org/wiki/Q5987815","display_name":"Iddq testing","level":3,"score":0.996955156326294},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5943340063095093},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.5593829154968262},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4824143648147583},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.424202561378479}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi.2002.1016891","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2002.1016891","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.7300000190734863,"id":"https://metadata.un.org/sdg/7","display_name":"Affordable and clean energy"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":12,"referenced_works":["https://openalex.org/W1924767867","https://openalex.org/W1969423740","https://openalex.org/W2103316659","https://openalex.org/W2110962837","https://openalex.org/W2120750915","https://openalex.org/W2120859640","https://openalex.org/W2135212173","https://openalex.org/W2147491454","https://openalex.org/W2151588574","https://openalex.org/W4235748303","https://openalex.org/W6640470102","https://openalex.org/W6681899403"],"related_works":["https://openalex.org/W2748952813","https://openalex.org/W2164017138","https://openalex.org/W2181536841","https://openalex.org/W2946329844","https://openalex.org/W2121399123","https://openalex.org/W2109445684","https://openalex.org/W2081082331","https://openalex.org/W2102383741","https://openalex.org/W2075762290","https://openalex.org/W2111156521"],"abstract_inverted_index":{"A":[0,42],"novel":[1],"low-voltage":[2],"design":[3],"of":[4,55,64,75,83],"Iddq/delta":[5,57],"Iddq":[6,30,33,58,111],"architecture":[7,26],"suitable":[8],"for":[9,90],"a":[10,28,37,52,62,72,78,87,118],"Built-In-Self-Test":[11],"(BIST)":[12],"implementation":[13],"with":[14,124],"analog,":[15],"digital":[16],"or":[17],"mixed-signal":[18],"cores":[19],"is":[20,49],"proposed.":[21],"In":[22],"testing":[23],"mode,":[24],"the":[25,56,69],"performs":[27],"non-functional":[29],"and":[31,86,102],"delta":[32],"test":[34],"which":[35],"enables":[36],"more":[38],"accurate":[39],"fail/pass":[40],"decision.":[41],"1.2":[43,125],"V":[44,126],"high-frequency":[45],"current":[46,59,81,92],"amplifying":[47],"cell":[48],"developed":[50],"as":[51],"central":[53],"part":[54],"monitor.":[60],"With":[61],"sensitivity":[63],"less":[65],"than":[66],"200":[67],"nA,":[68],"monitor":[70],"achieves":[71],"gain-bandwidth":[73],"product":[74],"6.8":[76],"GHz,":[77],"low":[79],"frequency":[80],"gain":[82],"48":[84],"dB,":[85],"high":[88,103],"linearity":[89],"input":[91],"range":[93],"(-15":[94],"/spl":[95,98,120],"mu/A,":[96],"15":[97],"mu/A).":[99],"Its":[100],"functionality":[101],"performances":[104],"are":[105],"verified":[106],"in":[107,117],"experimental":[108],"simulations.":[109],"The":[110],"fault":[112],"detector":[113],"has":[114],"been":[115],"implemented":[116],"0.13":[119],"mu/m":[121],"CMOS":[122],"technology":[123],"power":[127],"supply.":[128]},"counts_by_year":[{"year":2025,"cited_by_count":2},{"year":2024,"cited_by_count":1},{"year":2015,"cited_by_count":1},{"year":2013,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}