{"id":"https://openalex.org/W2170074265","doi":"https://doi.org/10.1109/isvlsi.2002.1016890","title":"An efficient partitioning algorithm of combinational CMOS circuits","display_name":"An efficient partitioning algorithm of combinational CMOS circuits","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2170074265","doi":"https://doi.org/10.1109/isvlsi.2002.1016890","mag":"2170074265"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2002.1016890","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2002.1016890","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5090274720","display_name":"Bassam Shaer","orcid":"https://orcid.org/0000-0001-9899-1401"},"institutions":[{"id":"https://openalex.org/I4210115145","display_name":"University of Minnesota, Duluth","ror":"https://ror.org/01hy4qx27","country_code":"US","type":"education","lineage":["https://openalex.org/I4210115145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Shaer","raw_affiliation_strings":["Department of Electrical & Computer Engineering, University of Minnesota, Duluth, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical & Computer Engineering, University of Minnesota, Duluth, USA","institution_ids":["https://openalex.org/I4210115145"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5036537643","display_name":"K. Dib","orcid":null},"institutions":[{"id":"https://openalex.org/I4210115145","display_name":"University of Minnesota, Duluth","ror":"https://ror.org/01hy4qx27","country_code":"US","type":"education","lineage":["https://openalex.org/I4210115145"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Dib","raw_affiliation_strings":["Department of Mathematics & Statistics, University of Minnesota, Duluth, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Mathematics & Statistics, University of Minnesota, Duluth, USA","institution_ids":["https://openalex.org/I4210115145"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":[],"corresponding_institution_ids":["https://openalex.org/I4210115145"],"apc_list":null,"apc_paid":null,"fwci":0.4649,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.62768991,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"159","last_page":"164"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9987999796867371,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.9073690176010132},{"id":"https://openalex.org/keywords/benchmark","display_name":"Benchmark (surveying)","score":0.6804412007331848},{"id":"https://openalex.org/keywords/partition","display_name":"Partition (number theory)","score":0.6224527955055237},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.6181906461715698},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5667595863342285},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.5636289119720459},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.5545501112937927},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5385957360267639},{"id":"https://openalex.org/keywords/critical-path-method","display_name":"Critical path method","score":0.5142204761505127},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.45515698194503784},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.4313355088233948},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.41677603125572205},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.25668275356292725},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.18920794129371643},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.15742799639701843}],"concepts":[{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.9073690176010132},{"id":"https://openalex.org/C185798385","wikidata":"https://www.wikidata.org/wiki/Q1161707","display_name":"Benchmark (surveying)","level":2,"score":0.6804412007331848},{"id":"https://openalex.org/C42812","wikidata":"https://www.wikidata.org/wiki/Q1082910","display_name":"Partition (number theory)","level":2,"score":0.6224527955055237},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.6181906461715698},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5667595863342285},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.5636289119720459},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.5545501112937927},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5385957360267639},{"id":"https://openalex.org/C115874739","wikidata":"https://www.wikidata.org/wiki/Q825377","display_name":"Critical path method","level":2,"score":0.5142204761505127},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.45515698194503784},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.4313355088233948},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.41677603125572205},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.25668275356292725},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.18920794129371643},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.15742799639701843},{"id":"https://openalex.org/C114614502","wikidata":"https://www.wikidata.org/wiki/Q76592","display_name":"Combinatorics","level":1,"score":0.0},{"id":"https://openalex.org/C13280743","wikidata":"https://www.wikidata.org/wiki/Q131089","display_name":"Geodesy","level":1,"score":0.0},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C201995342","wikidata":"https://www.wikidata.org/wiki/Q682496","display_name":"Systems engineering","level":1,"score":0.0},{"id":"https://openalex.org/C205649164","wikidata":"https://www.wikidata.org/wiki/Q1071","display_name":"Geography","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi.2002.1016890","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2002.1016890","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":9,"referenced_works":["https://openalex.org/W1569781375","https://openalex.org/W1991650763","https://openalex.org/W2098878150","https://openalex.org/W2105020400","https://openalex.org/W2121235947","https://openalex.org/W2125837930","https://openalex.org/W2132766915","https://openalex.org/W2152406824","https://openalex.org/W2172007490"],"related_works":["https://openalex.org/W1412895167","https://openalex.org/W2132684947","https://openalex.org/W2165817266","https://openalex.org/W1493811107","https://openalex.org/W4238986168","https://openalex.org/W2120257283","https://openalex.org/W2117563988","https://openalex.org/W2161696808","https://openalex.org/W4240466429","https://openalex.org/W2169337913"],"abstract_inverted_index":{"This":[0],"paper":[1],"presents":[2],"an":[3,71],"efficient":[4],"algorithm":[5,21,139],"to":[6,28,52,78,92,134],"partition":[7],"combinational":[8,44,66],"CMOS":[9],"circuits":[10,123],"for":[11,37,95],"pseudoexhaustive":[12,38],"testing.":[13,39],"We":[14,68],"present":[15],"the":[16,19,30,80,103,108,115],"effect":[17],"of":[18,33,42,55,63,83,111],"partitioning":[20,96,112,136],"on":[22],"critical":[23,119],"paths.":[24],"Our":[25,59],"objective":[26],"is":[27],"reduce":[29],"delay":[31,117],"penalty":[32],"test":[34,53],"cell":[35],"insertion":[36],"Pseudoexhaustive":[40],"testing":[41,60],"a":[43,97],"circuit":[45],"involves":[46],"applying":[47],"all":[48,54,64],"possible":[49],"input":[50,85],"patterns":[51],"its":[56],"individual":[57],"cones.":[58],"ensures":[61],"detection":[62],"nonredundant":[65],"faults.":[67],"have":[69,124],"developed":[70],"optimization":[72],"process":[73],"that":[74],"can":[75,105],"be":[76,93],"used":[77,94],"find":[79],"optimal":[81],"size":[82],"primary":[84],"cone":[86],"(N)":[87],"and":[88,114,128],"fanout":[89],"(F)":[90],"values,":[91],"given":[98],"circuit.":[99],"In":[100],"our":[101,130,138],"work,":[102],"designer":[104],"choose":[106],"between":[107],"fewest":[109],"number":[110],"points":[113],"least":[116],"in":[118],"path.":[120],"ISCAS'85":[121],"benchmark":[122],"been":[125],"successfully":[126],"partitioned,":[127],"when":[129],"results":[131],"are":[132],"compared":[133],"other":[135],"methods,":[137],"makes":[140],"fewer":[141],"partitions.":[142]},"counts_by_year":[{"year":2014,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}