{"id":"https://openalex.org/W2100572712","doi":"https://doi.org/10.1109/isvlsi.2002.1016888","title":"Automated synthesis of standard cells using genetic algorithms","display_name":"Automated synthesis of standard cells using genetic algorithms","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2100572712","doi":"https://doi.org/10.1109/isvlsi.2002.1016888","mag":"2100572712"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2002.1016888","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2002.1016888","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5006306163","display_name":"A. Bahuman","orcid":null},"institutions":[{"id":"https://openalex.org/I165733156","display_name":"University of Georgia","ror":"https://ror.org/00te3t702","country_code":"US","type":"education","lineage":["https://openalex.org/I165733156"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"A. Bahuman","raw_affiliation_strings":["Artificial Intelligence Center, University of Georgia, Athens, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Artificial Intelligence Center, University of Georgia, Athens, GA, USA","institution_ids":["https://openalex.org/I165733156"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5112472966","display_name":"B. Bishop","orcid":null},"institutions":[{"id":"https://openalex.org/I165733156","display_name":"University of Georgia","ror":"https://ror.org/00te3t702","country_code":"US","type":"education","lineage":["https://openalex.org/I165733156"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"B. Bishop","raw_affiliation_strings":["Department of Computer Science, University of Georgia, Athens, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Georgia, Athens, GA, USA","institution_ids":["https://openalex.org/I165733156"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5035370466","display_name":"Khaled Rasheed","orcid":"https://orcid.org/0000-0003-4646-0937"},"institutions":[{"id":"https://openalex.org/I165733156","display_name":"University of Georgia","ror":"https://ror.org/00te3t702","country_code":"US","type":"education","lineage":["https://openalex.org/I165733156"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"K. Rasheed","raw_affiliation_strings":["Department of Computer Science, University of Georgia, Athens, GA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Computer Science, University of Georgia, Athens, GA, USA","institution_ids":["https://openalex.org/I165733156"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":4,"citation_normalized_percentile":{"value":0.17008476,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":91,"max":95},"biblio":{"volume":null,"issue":null,"first_page":"141","last_page":"148"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11975","display_name":"Evolutionary Algorithms and Applications","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/1702","display_name":"Artificial Intelligence"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9980999827384949,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/correctness","display_name":"Correctness","score":0.9267847537994385},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6897261738777161},{"id":"https://openalex.org/keywords/magic","display_name":"MAGIC (telescope)","score":0.6339581608772278},{"id":"https://openalex.org/keywords/standard-cell","display_name":"Standard cell","score":0.5702701210975647},{"id":"https://openalex.org/keywords/spice","display_name":"Spice","score":0.5422135591506958},{"id":"https://openalex.org/keywords/genetic-algorithm","display_name":"Genetic algorithm","score":0.5143921971321106},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.4994475841522217},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.46310943365097046},{"id":"https://openalex.org/keywords/population","display_name":"Population","score":0.410387247800827},{"id":"https://openalex.org/keywords/computer-engineering","display_name":"Computer engineering","score":0.3649868965148926},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.2521144151687622},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.2366161346435547},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.14125654101371765},{"id":"https://openalex.org/keywords/machine-learning","display_name":"Machine learning","score":0.1183672547340393}],"concepts":[{"id":"https://openalex.org/C55439883","wikidata":"https://www.wikidata.org/wiki/Q360812","display_name":"Correctness","level":2,"score":0.9267847537994385},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6897261738777161},{"id":"https://openalex.org/C2777704519","wikidata":"https://www.wikidata.org/wiki/Q45732","display_name":"MAGIC (telescope)","level":2,"score":0.6339581608772278},{"id":"https://openalex.org/C78401558","wikidata":"https://www.wikidata.org/wiki/Q464496","display_name":"Standard cell","level":3,"score":0.5702701210975647},{"id":"https://openalex.org/C2780077345","wikidata":"https://www.wikidata.org/wiki/Q16891888","display_name":"Spice","level":2,"score":0.5422135591506958},{"id":"https://openalex.org/C8880873","wikidata":"https://www.wikidata.org/wiki/Q187787","display_name":"Genetic algorithm","level":2,"score":0.5143921971321106},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.4994475841522217},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.46310943365097046},{"id":"https://openalex.org/C2908647359","wikidata":"https://www.wikidata.org/wiki/Q2625603","display_name":"Population","level":2,"score":0.410387247800827},{"id":"https://openalex.org/C113775141","wikidata":"https://www.wikidata.org/wiki/Q428691","display_name":"Computer engineering","level":1,"score":0.3649868965148926},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.2521144151687622},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.2366161346435547},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.14125654101371765},{"id":"https://openalex.org/C119857082","wikidata":"https://www.wikidata.org/wiki/Q2539","display_name":"Machine learning","level":1,"score":0.1183672547340393},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C149923435","wikidata":"https://www.wikidata.org/wiki/Q37732","display_name":"Demography","level":1,"score":0.0},{"id":"https://openalex.org/C144024400","wikidata":"https://www.wikidata.org/wiki/Q21201","display_name":"Sociology","level":0,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi.2002.1016888","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2002.1016888","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":19,"referenced_works":["https://openalex.org/W1563620825","https://openalex.org/W1751300721","https://openalex.org/W1827638610","https://openalex.org/W2040121996","https://openalex.org/W2057252474","https://openalex.org/W2118491434","https://openalex.org/W2119751209","https://openalex.org/W2144473140","https://openalex.org/W2152150600","https://openalex.org/W2157024459","https://openalex.org/W2158598102","https://openalex.org/W2161624608","https://openalex.org/W2933828935","https://openalex.org/W3023540311","https://openalex.org/W3103339143","https://openalex.org/W4236626993","https://openalex.org/W4251613261","https://openalex.org/W4256374273","https://openalex.org/W6633905613"],"related_works":["https://openalex.org/W2204879205","https://openalex.org/W2096437374","https://openalex.org/W1943174035","https://openalex.org/W1667647204","https://openalex.org/W1928481607","https://openalex.org/W3135165657","https://openalex.org/W2404647514","https://openalex.org/W4247536566","https://openalex.org/W2548937856","https://openalex.org/W1970364098"],"abstract_inverted_index":{"We":[0],"have":[1],"demonstrated":[2],"the":[3,13],"possibility":[4],"of":[5,15,39,63,97],"applying":[6],"a":[7,16,21,37,95],"genetic":[8],"algorithm":[9],"(GADO)":[10],"to":[11],"automate":[12],"design":[14,55],"standard":[17,41],"cell":[18,42],"given":[19],"only":[20],"behavioral":[22],"description":[23],"and":[24,58,80],"optimization":[25],"criteria":[26],"such":[27],"as":[28,94],"power,":[29],"area,":[30],"speed":[31],"or":[32],"their":[33],"combination.":[34],"GADO":[35],"maintains":[36],"population":[38],"potential":[40],"designs.":[43],"The":[44],"designs":[45],"are":[46,69,90],"evaluated":[47],"by":[48,71,92],"(1)":[49],"internal":[50],"rules,":[51],"(2)":[52],"MAGIC":[53],"for":[54,61,77],"rule":[56],"checks":[57,76],"(3)":[59],"SPICE":[60],"correctness":[62],"circuit":[64],"behavior.":[65],"Connections":[66],"between":[67],"transistors":[68],"encouraged":[70],"an":[72],"influence":[73],"check,":[74],"which":[75],"broken":[78],"connections":[79],"floating":[81],"I/O":[82],"nodes.":[83],"Working":[84],"inverters":[85],"with":[86],"arbitrary":[87],"label":[88],"placements":[89],"designed":[91],"evolution":[93],"proof":[96],"concept.":[98]},"counts_by_year":[{"year":2025,"cited_by_count":1}],"updated_date":"2026-06-11T09:08:48.828518","created_date":"2025-10-10T00:00:00"}