{"id":"https://openalex.org/W1882862660","doi":"https://doi.org/10.1109/isvlsi.2002.1016884","title":"Speedup of self-timed digital systems using Early Completion","display_name":"Speedup of self-timed digital systems using Early Completion","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W1882862660","doi":"https://doi.org/10.1109/isvlsi.2002.1016884","mag":"1882862660"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2002.1016884","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2002.1016884","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037749034","display_name":"Scott C. Smith","orcid":"https://orcid.org/0000-0001-9863-6637"},"institutions":[{"id":"https://openalex.org/I20382870","display_name":"Missouri University of Science and Technology","ror":"https://ror.org/00scwqd12","country_code":"US","type":"education","lineage":["https://openalex.org/I20382870"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"S.C. Smith","raw_affiliation_strings":["Department of Electrical and Computer Engineering, University of Missouri, Rolla, Rolla, MO, USA","Dept. of Electr. & Comput. Eng, Missouri Univ., Rolla, MO, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, University of Missouri, Rolla, Rolla, MO, USA","institution_ids":["https://openalex.org/I20382870"]},{"raw_affiliation_string":"Dept. of Electr. & Comput. Eng, Missouri Univ., Rolla, MO, USA","institution_ids":["https://openalex.org/I20382870"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":1,"corresponding_author_ids":["https://openalex.org/A5037749034"],"corresponding_institution_ids":["https://openalex.org/I20382870"],"apc_list":null,"apc_paid":null,"fwci":2.4051,"has_fulltext":false,"cited_by_count":23,"citation_normalized_percentile":{"value":0.88017613,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":88,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"107","last_page":"113"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/speedup","display_name":"Speedup","score":0.7761905193328857},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.775835394859314},{"id":"https://openalex.org/keywords/latency","display_name":"Latency (audio)","score":0.5648341774940491},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.5524696707725525},{"id":"https://openalex.org/keywords/multiplier","display_name":"Multiplier (economics)","score":0.44842225313186646},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.34177836775779724},{"id":"https://openalex.org/keywords/parallel-computing","display_name":"Parallel computing","score":0.33558982610702515},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.12829208374023438}],"concepts":[{"id":"https://openalex.org/C68339613","wikidata":"https://www.wikidata.org/wiki/Q1549489","display_name":"Speedup","level":2,"score":0.7761905193328857},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.775835394859314},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.5648341774940491},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.5524696707725525},{"id":"https://openalex.org/C124584101","wikidata":"https://www.wikidata.org/wiki/Q1053266","display_name":"Multiplier (economics)","level":2,"score":0.44842225313186646},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.34177836775779724},{"id":"https://openalex.org/C173608175","wikidata":"https://www.wikidata.org/wiki/Q232661","display_name":"Parallel computing","level":1,"score":0.33558982610702515},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.12829208374023438},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C139719470","wikidata":"https://www.wikidata.org/wiki/Q39680","display_name":"Macroeconomics","level":1,"score":0.0},{"id":"https://openalex.org/C162324750","wikidata":"https://www.wikidata.org/wiki/Q8134","display_name":"Economics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isvlsi.2002.1016884","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2002.1016884","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.88.8315","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.88.8315","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://comp.uark.edu/~smithsco/Early_Completion.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":14,"referenced_works":["https://openalex.org/W782508215","https://openalex.org/W1500359059","https://openalex.org/W1993922697","https://openalex.org/W2015420475","https://openalex.org/W2073076521","https://openalex.org/W2117299791","https://openalex.org/W2141718959","https://openalex.org/W2147779504","https://openalex.org/W2283483828","https://openalex.org/W2911717499","https://openalex.org/W4242865834","https://openalex.org/W6622681456","https://openalex.org/W6629973023","https://openalex.org/W6695618521"],"related_works":["https://openalex.org/W2317245370","https://openalex.org/W4249323025","https://openalex.org/W198851386","https://openalex.org/W2030310580","https://openalex.org/W947442053","https://openalex.org/W1980160788","https://openalex.org/W2148915962","https://openalex.org/W2283866686","https://openalex.org/W4287182096","https://openalex.org/W27867058"],"abstract_inverted_index":{"An":[0],"Early":[1,25,89,116],"Completion":[2,26,90,117],"technique":[3],"is":[4,118,141,146],"developed":[5],"to":[6,75,84,120],"significantly":[7],"increase":[8],"the":[9,28,36,39,44,47,59,76,107,114],"throughput":[10],"of":[11,38,42,46,95,124,139],"NULL":[12,52],"Convention":[13,53],"self-timed":[14,23,86,144],"digital":[15],"systems":[16],"without":[17],"impacting":[18],"latency":[19,149],"or":[20],"compromising":[21],"their":[22],"nature.":[24],"performs":[27],"completion":[29,61,77],"detection":[30,78],"for":[31,80],"registration":[32,64,81],"stage/sub":[33,65,82],"i/":[34],"at":[35,43],"input":[37,74],"register,":[40],"instead":[41],"output":[45],"register":[48],"as":[49,71],"in":[50],"standard":[51],"Logic.":[54],"This":[55],"method":[56],"requires":[57],"that":[58],"single-rail":[60],"signal":[62],"from":[63],"i+1/,":[66,68],"Ko/sub":[67],"be":[69],"used":[70],"an":[72,93,125],"additional":[73],"circuitry":[79],"i/,":[83],"maintain":[85],"operation.":[87],"However,":[88],"does":[91],"necessitate":[92],"assumption":[94],"equipotential":[96],"regions,":[97],"introducing":[98],"a":[99,121,137],"few":[100],"easily":[101],"satisfiable":[102],"timing":[103],"assumptions,":[104],"thus":[105],"making":[106],"design":[108],"potentially":[109],"more":[110],"delay-sensitive.":[111],"To":[112],"illustrate":[113],"technique,":[115],"applied":[119],"case":[122],"study":[123],"optimally":[126],"pipelined":[127],"4-bit":[128,130],"by":[129],"unsigned":[131],"multiplier":[132],"utilizing":[133],"full-word":[134],"completion,":[135],"where":[136],"speedup":[138],"1.21":[140],"achieved":[142],"while":[143],"operation":[145],"maintained":[147],"and":[148],"remains":[150],"unchanged.":[151]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2022,"cited_by_count":1},{"year":2021,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2017,"cited_by_count":1},{"year":2015,"cited_by_count":2},{"year":2014,"cited_by_count":1},{"year":2013,"cited_by_count":1},{"year":2012,"cited_by_count":2}],"updated_date":"2026-08-26T07:47:46.906454","created_date":"2025-10-10T00:00:00"}