{"id":"https://openalex.org/W2130326137","doi":"https://doi.org/10.1109/isvlsi.2002.1016871","title":"Optimal timing for skew-tolerant high-speed domino logic","display_name":"Optimal timing for skew-tolerant high-speed domino logic","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2130326137","doi":"https://doi.org/10.1109/isvlsi.2002.1016871","mag":"2130326137"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2002.1016871","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2002.1016871","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5037010076","display_name":"Seong\u2010Ook Jung","orcid":"https://orcid.org/0000-0003-0757-2581"},"institutions":[{"id":"https://openalex.org/I157725225","display_name":"University of Illinois Urbana-Champaign","ror":"https://ror.org/047426m28","country_code":"US","type":"education","lineage":["https://openalex.org/I157725225"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Seong-Ook Jung","raw_affiliation_strings":["University of Illinois, Urbana-Champaign, USA","Illinois Univ., Urbana, IL, , USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of Illinois, Urbana-Champaign, USA","institution_ids":["https://openalex.org/I157725225"]},{"raw_affiliation_string":"Illinois Univ., Urbana, IL, , USA","institution_ids":["https://openalex.org/I157725225"]}]},{"author_position":"middle","author":{"id":"https://openalex.org/A5100334921","display_name":"K. W. Kim","orcid":"https://orcid.org/0000-0003-1136-4726"},"institutions":[{"id":"https://openalex.org/I2940077902","display_name":"Pluristem Therapeutics (Israel)","ror":"https://ror.org/03s204r94","country_code":"IL","type":"company","lineage":["https://openalex.org/I2940077902"]}],"countries":["IL"],"is_corresponding":false,"raw_author_name":"Ki-Wook Kim","raw_affiliation_strings":["Pluris, Inc","Pluris, Incorporation"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Pluris, Inc","institution_ids":["https://openalex.org/I2940077902"]},{"raw_affiliation_string":"Pluris, Incorporation","institution_ids":[]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5015683783","display_name":"Sung-Mo Kang","orcid":"https://orcid.org/0000-0001-8424-3410"},"institutions":[{"id":"https://openalex.org/I185103710","display_name":"University of California, Santa Cruz","ror":"https://ror.org/03s65by71","country_code":"US","type":"education","lineage":["https://openalex.org/I185103710"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"Sung-Mo Kang","raw_affiliation_strings":["University of California, Santa Cruz, USA","Univ. of California at Santa Cruz#TAB#"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"University of California, Santa Cruz, USA","institution_ids":["https://openalex.org/I185103710"]},{"raw_affiliation_string":"Univ. of California at Santa Cruz#TAB#","institution_ids":["https://openalex.org/I185103710"]}]}],"institutions":[],"countries_distinct_count":2,"institutions_distinct_count":3,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":3,"citation_normalized_percentile":{"value":0.28326437,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":90,"max":94},"biblio":{"volume":null,"issue":null,"first_page":"41","last_page":"46"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11005","display_name":"Radiation Effects in Electronics","score":0.9998000264167786,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/domino-logic","display_name":"Domino logic","score":0.8355320692062378},{"id":"https://openalex.org/keywords/skew","display_name":"Skew","score":0.6623796224594116},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6522539854049683},{"id":"https://openalex.org/keywords/domino","display_name":"Domino","score":0.6365435123443604},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.5309457778930664},{"id":"https://openalex.org/keywords/pass-transistor-logic","display_name":"Pass transistor logic","score":0.5298601984977722},{"id":"https://openalex.org/keywords/logic-optimization","display_name":"Logic optimization","score":0.5008742809295654},{"id":"https://openalex.org/keywords/control-logic","display_name":"Control logic","score":0.4898917078971863},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.46561264991760254},{"id":"https://openalex.org/keywords/logic-level","display_name":"Logic level","score":0.44824206829071045},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.43456369638442993},{"id":"https://openalex.org/keywords/noise","display_name":"Noise (video)","score":0.4280015528202057},{"id":"https://openalex.org/keywords/logic-family","display_name":"Logic family","score":0.4198872148990631},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.3397822678089142},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.18224835395812988},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.17788740992546082},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.17022383213043213},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.16442734003067017},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.10769680142402649},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.07949072122573853},{"id":"https://openalex.org/keywords/artificial-intelligence","display_name":"Artificial intelligence","score":0.058702558279037476}],"concepts":[{"id":"https://openalex.org/C2777555262","wikidata":"https://www.wikidata.org/wiki/Q173391","display_name":"Domino logic","level":5,"score":0.8355320692062378},{"id":"https://openalex.org/C43711488","wikidata":"https://www.wikidata.org/wiki/Q7534783","display_name":"Skew","level":2,"score":0.6623796224594116},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6522539854049683},{"id":"https://openalex.org/C2776416436","wikidata":"https://www.wikidata.org/wiki/Q3751781","display_name":"Domino","level":3,"score":0.6365435123443604},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.5309457778930664},{"id":"https://openalex.org/C198521697","wikidata":"https://www.wikidata.org/wiki/Q7142438","display_name":"Pass transistor logic","level":4,"score":0.5298601984977722},{"id":"https://openalex.org/C28449271","wikidata":"https://www.wikidata.org/wiki/Q6667469","display_name":"Logic optimization","level":4,"score":0.5008742809295654},{"id":"https://openalex.org/C2776350369","wikidata":"https://www.wikidata.org/wiki/Q843479","display_name":"Control logic","level":2,"score":0.4898917078971863},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.46561264991760254},{"id":"https://openalex.org/C146569638","wikidata":"https://www.wikidata.org/wiki/Q173378","display_name":"Logic level","level":3,"score":0.44824206829071045},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.43456369638442993},{"id":"https://openalex.org/C99498987","wikidata":"https://www.wikidata.org/wiki/Q2210247","display_name":"Noise (video)","level":3,"score":0.4280015528202057},{"id":"https://openalex.org/C162454741","wikidata":"https://www.wikidata.org/wiki/Q173359","display_name":"Logic family","level":4,"score":0.4198872148990631},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.3397822678089142},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.18224835395812988},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.17788740992546082},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.17022383213043213},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.16442734003067017},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.10769680142402649},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.07949072122573853},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.058702558279037476},{"id":"https://openalex.org/C161790260","wikidata":"https://www.wikidata.org/wiki/Q82264","display_name":"Catalysis","level":2,"score":0.0},{"id":"https://openalex.org/C115961682","wikidata":"https://www.wikidata.org/wiki/Q860623","display_name":"Image (mathematics)","level":2,"score":0.0},{"id":"https://openalex.org/C185592680","wikidata":"https://www.wikidata.org/wiki/Q2329","display_name":"Chemistry","level":0,"score":0.0},{"id":"https://openalex.org/C55493867","wikidata":"https://www.wikidata.org/wiki/Q7094","display_name":"Biochemistry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvlsi.2002.1016871","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2002.1016871","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8100000023841858,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[{"id":"https://openalex.org/F4320306087","display_name":"Semiconductor Research Corporation","ror":"https://ror.org/047z4n946"}],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":10,"referenced_works":["https://openalex.org/W1590223305","https://openalex.org/W1830487160","https://openalex.org/W1985055077","https://openalex.org/W2123330451","https://openalex.org/W2127876484","https://openalex.org/W2129230692","https://openalex.org/W2135367033","https://openalex.org/W2167806561","https://openalex.org/W4254118099","https://openalex.org/W6638685829"],"related_works":["https://openalex.org/W2534190481","https://openalex.org/W2118487491","https://openalex.org/W2142702094","https://openalex.org/W4388759188","https://openalex.org/W2155174752","https://openalex.org/W1601832081","https://openalex.org/W321873635","https://openalex.org/W2158157809","https://openalex.org/W2890889888","https://openalex.org/W2172098243"],"abstract_inverted_index":{"When":[0],"low":[1],"threshold":[2],"voltage":[3],"(V/sub":[4],"t/)":[5],"is":[6,22,63,89],"applied":[7],"to":[8,11,92],"domino":[9,36,53,87,100],"logic":[10,46,54,78,88],"improve":[12],"the":[13,15,29],"performance,":[14],"tradeoff":[16,30],"between":[17],"performance":[18,105],"and":[19,44,74,94,106],"noise":[20,93],"margin":[21],"a":[23,40],"major":[24],"design":[25],"issue.":[26],"To":[27],"resolve":[28],"we":[31],"propose":[32],"Skew-Tolerant":[33],"High-Speed":[34,98],"(STHS)":[35],"logic,":[37,101],"which":[38],"incorporates":[39],"dual":[41,68],"keeper":[42,69],"structure":[43,70],"delay":[45,76],"gates.":[47],"Detailed":[48],"timing":[49,57],"analysis":[50],"of":[51],"STHS":[52,86],"induces":[55],"optimal":[56],"conditions":[58],"wherein":[59],"contention-free":[60],"skew-tolerant":[61],"window":[62],"maximized.":[64],"We":[65],"show":[66,84],"that":[67,85],"increases":[71],"innate":[72],"noise-tolerance,":[73],"clock":[75],"control":[77],"fortifies":[79],"signal":[80,95],"skew-tolerance.":[81],"Simulation":[82],"results":[83],"more":[90],"robust":[91],"skew":[96],"than":[97],"(HS)":[99],"while":[102],"presenting":[103],"better":[104],"power":[107],"efficiency.":[108]},"counts_by_year":[{"year":2016,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}