{"id":"https://openalex.org/W2166721857","doi":"https://doi.org/10.1109/isvlsi.2002.1016870","title":"Simultaneous optimization of driving buffer and routing switch sizes in an FPGA using an iso-area approach","display_name":"Simultaneous optimization of driving buffer and routing switch sizes in an FPGA using an iso-area approach","publication_year":2003,"publication_date":"2003-06-25","ids":{"openalex":"https://openalex.org/W2166721857","doi":"https://doi.org/10.1109/isvlsi.2002.1016870","mag":"2166721857"},"language":"en","primary_location":{"id":"doi:10.1109/isvlsi.2002.1016870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2002.1016870","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5016704219","display_name":"Vikas Chandra","orcid":"https://orcid.org/0009-0005-4996-8455"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":true,"raw_author_name":"V. Chandra","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5078387900","display_name":"Herman Schmit","orcid":"https://orcid.org/0000-0002-0109-7604"},"institutions":[{"id":"https://openalex.org/I74973139","display_name":"Carnegie Mellon University","ror":"https://ror.org/05x2bcf33","country_code":"US","type":"education","lineage":["https://openalex.org/I74973139"]}],"countries":["US"],"is_corresponding":false,"raw_author_name":"H. Schmit","raw_affiliation_strings":["Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Department of Electrical and Computer Engineering, Carnegie Mellon University, Pittsburgh, PA, USA","institution_ids":["https://openalex.org/I74973139"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5016704219"],"corresponding_institution_ids":["https://openalex.org/I74973139"],"apc_list":null,"apc_paid":null,"fwci":0.7083,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.74743932,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"35","last_page":"40"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":0.9995999932289124,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9994999766349792,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/sizing","display_name":"Sizing","score":0.7478298544883728},{"id":"https://openalex.org/keywords/routing","display_name":"Routing (electronic design automation)","score":0.7304401397705078},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.7053747177124023},{"id":"https://openalex.org/keywords/field-programmable-gate-array","display_name":"Field-programmable gate array","score":0.6615392565727234},{"id":"https://openalex.org/keywords/interconnection","display_name":"Interconnection","score":0.5981581211090088},{"id":"https://openalex.org/keywords/constraint","display_name":"Constraint (computer-aided design)","score":0.5003604888916016},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3097636103630066},{"id":"https://openalex.org/keywords/computer-network","display_name":"Computer network","score":0.2947428226470947},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.1637326180934906}],"concepts":[{"id":"https://openalex.org/C2777767291","wikidata":"https://www.wikidata.org/wiki/Q1080291","display_name":"Sizing","level":2,"score":0.7478298544883728},{"id":"https://openalex.org/C74172769","wikidata":"https://www.wikidata.org/wiki/Q1446839","display_name":"Routing (electronic design automation)","level":2,"score":0.7304401397705078},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.7053747177124023},{"id":"https://openalex.org/C42935608","wikidata":"https://www.wikidata.org/wiki/Q190411","display_name":"Field-programmable gate array","level":2,"score":0.6615392565727234},{"id":"https://openalex.org/C123745756","wikidata":"https://www.wikidata.org/wiki/Q1665949","display_name":"Interconnection","level":2,"score":0.5981581211090088},{"id":"https://openalex.org/C2776036281","wikidata":"https://www.wikidata.org/wiki/Q48769818","display_name":"Constraint (computer-aided design)","level":2,"score":0.5003604888916016},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3097636103630066},{"id":"https://openalex.org/C31258907","wikidata":"https://www.wikidata.org/wiki/Q1301371","display_name":"Computer network","level":1,"score":0.2947428226470947},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.1637326180934906},{"id":"https://openalex.org/C78519656","wikidata":"https://www.wikidata.org/wiki/Q101333","display_name":"Mechanical engineering","level":1,"score":0.0},{"id":"https://openalex.org/C153349607","wikidata":"https://www.wikidata.org/wiki/Q36649","display_name":"Visual arts","level":1,"score":0.0},{"id":"https://openalex.org/C142362112","wikidata":"https://www.wikidata.org/wiki/Q735","display_name":"Art","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isvlsi.2002.1016870","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvlsi.2002.1016870","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002","raw_type":"proceedings-article"},{"id":"pmh:oai:CiteSeerX.psu:10.1.1.7.7979","is_oa":false,"landing_page_url":"http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.7.7979","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"submittedVersion","is_accepted":false,"is_published":false,"raw_source_name":"http://www.ece.cmu.edu/~herman/html/../publications/isvlsi02.pdf","raw_type":"text"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":7,"referenced_works":["https://openalex.org/W1481987700","https://openalex.org/W1523051745","https://openalex.org/W1597088765","https://openalex.org/W2007049691","https://openalex.org/W2125990954","https://openalex.org/W2139637699","https://openalex.org/W2154363431"],"related_works":["https://openalex.org/W2375311683","https://openalex.org/W2366062860","https://openalex.org/W2373777250","https://openalex.org/W2353956655","https://openalex.org/W2020653254","https://openalex.org/W2010454064","https://openalex.org/W2352072014","https://openalex.org/W217279133","https://openalex.org/W3146360095","https://openalex.org/W2184011203"],"abstract_inverted_index":{"In":[0],"this":[1],"paper,":[2],"we":[3,85,113],"analyze":[4],"the":[5,47,54,67,78,103,117],"gain":[6],"from":[7],"simultaneous":[8],"sizing":[9,53,88],"of":[10,49,80,89,109,119],"driving":[11,55],"buffers":[12,56],"and":[13,57],"routing":[14,58,68,90,104,110],"switches":[15],"on":[16],"an":[17,93,120],"FPGA":[18,121],"interconnect":[19,39],"performance.":[20],"We":[21,76,97],"show":[22,99],"that":[23,63,100],"it":[24,41],"is":[25,42],"not":[26],"area":[27,95],"feasible":[28],"to":[29,44],"build":[30],"FPGAs":[31],"with":[32,37],"optimally":[33],"sized":[34],"interconnects.":[35],"However,":[36],"constrained":[38],"area,":[40],"possible":[43],"significantly":[45],"improve":[46,116],"speed":[48],"interconnects":[50],"by":[51,64,74,101,122],"simultaneously":[52,65],"switches.":[59],"Our":[60],"experiments":[61],"suggest":[62],"optimizing":[66],"resources,":[69],"delay":[70],"can":[71,114],"be":[72],"improved":[73],"15-20%.":[75],"introduce":[77],"idea":[79],"iso-area":[81],"optimization":[82],"in":[83,107],"which":[84],"find":[86],"optimal":[87],"resources":[91],"within":[92],"overall":[94],"constraint.":[96],"also":[98],"making":[102],"architecture":[105],"heterogeneous,":[106],"terms":[108],"switch":[111],"size,":[112],"further":[115],"performance":[118],"1-12%.":[123]},"counts_by_year":[],"updated_date":"2026-04-28T14:05:53.105641","created_date":"2025-10-10T00:00:00"}