{"id":"https://openalex.org/W2763092413","doi":"https://doi.org/10.1109/isvdat.2016.8064896","title":"FFT/IFFT implementation using Vivado\u2122 HLS","display_name":"FFT/IFFT implementation using Vivado\u2122 HLS","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2763092413","doi":"https://doi.org/10.1109/isvdat.2016.8064896","mag":"2763092413"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2016.8064896","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5055922560","display_name":"Amit Salaskar","orcid":null},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"Amit Salaskar","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Madras, Chennai"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Madras, Chennai","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009851991","display_name":"Nitin Chandrachoodan","orcid":"https://orcid.org/0000-0002-9258-7317"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nitin Chandrachoodan","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology, Madras, Chennai"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology, Madras, Chennai","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5055922560"],"corresponding_institution_ids":["https://openalex.org/I24676775"],"apc_list":null,"apc_paid":null,"fwci":0.946,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.76405868,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"2"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10904","display_name":"Embedded Systems Design Techniques","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":0.9990000128746033,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6865414381027222},{"id":"https://openalex.org/keywords/fast-fourier-transform","display_name":"Fast Fourier transform","score":0.5519275069236755},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.4337446391582489},{"id":"https://openalex.org/keywords/computer-architecture","display_name":"Computer architecture","score":0.3986053168773651},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.1645616888999939}],"concepts":[{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6865414381027222},{"id":"https://openalex.org/C75172450","wikidata":"https://www.wikidata.org/wiki/Q623950","display_name":"Fast Fourier transform","level":2,"score":0.5519275069236755},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.4337446391582489},{"id":"https://openalex.org/C118524514","wikidata":"https://www.wikidata.org/wiki/Q173212","display_name":"Computer architecture","level":1,"score":0.3986053168773651},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.1645616888999939}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2016.8064896","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064896","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"score":0.5099999904632568,"display_name":"Industry, innovation and infrastructure","id":"https://metadata.un.org/sdg/9"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":4,"referenced_works":["https://openalex.org/W2075421079","https://openalex.org/W2094998159","https://openalex.org/W2166029537","https://openalex.org/W4249459349"],"related_works":["https://openalex.org/W2050432237","https://openalex.org/W4280528130","https://openalex.org/W1547612600","https://openalex.org/W4231381693","https://openalex.org/W2059612624","https://openalex.org/W4248910437","https://openalex.org/W2363576620","https://openalex.org/W2002703587","https://openalex.org/W2381693813","https://openalex.org/W2763092413"],"abstract_inverted_index":{"High":[0],"level":[1],"synthesis":[2],"tools":[3],"are":[4,56],"an":[5,35],"attractive":[6],"option":[7],"for":[8,29,38,47,82,97],"rapid":[9],"prototyping":[10],"and":[11,32,58],"implementation":[12,33],"of":[13,24,34,51,61,87],"hardware":[14,55,69,89],"designs.":[15],"In":[16],"this":[17],"paper":[18],"we":[19],"present":[20],"a":[21,27,41,93],"case":[22],"study":[23],"using":[25],"such":[26],"tool":[28],"the":[30,49,59,62,74,88,98],"design":[31],"FFT":[36],"core":[37,78],"use":[39],"in":[40,85],"wireless":[42],"modem.":[43],"The":[44,67],"optimizations":[45],"used":[46],"directing":[48],"conversion":[50],"C":[52],"code":[53],"to":[54],"discussed":[57],"impact":[60],"different":[63],"directives":[64],"is":[65,71],"analyzed.":[66],"resulting":[68],"architecture":[70],"competitive":[72],"with":[73],"highly":[75],"optimized":[76],"IP":[77],"available":[79],"from":[80],"Xilinx":[81],"their":[83],"FPGAs":[84],"terms":[86],"requirements":[90],"while":[91],"achieving":[92],"slightly":[94],"better":[95],"latency":[96],"same":[99],"configuration.":[100]},"counts_by_year":[{"year":2022,"cited_by_count":1},{"year":2020,"cited_by_count":1},{"year":2019,"cited_by_count":1},{"year":2018,"cited_by_count":2}],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}