{"id":"https://openalex.org/W2762212521","doi":"https://doi.org/10.1109/isvdat.2016.8064879","title":"Guided multilevel approximation of less significant bits for power reduction","display_name":"Guided multilevel approximation of less significant bits for power reduction","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2762212521","doi":"https://doi.org/10.1109/isvdat.2016.8064879","mag":"2762212521"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2016.8064879","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064879","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"article","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5108255287","display_name":"D. Celia","orcid":null},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":true,"raw_author_name":"D. Celia","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5009851991","display_name":"Nitin Chandrachoodan","orcid":"https://orcid.org/0000-0002-9258-7317"},"institutions":[{"id":"https://openalex.org/I24676775","display_name":"Indian Institute of Technology Madras","ror":"https://ror.org/03v0r5n49","country_code":"IN","type":"facility","lineage":["https://openalex.org/I24676775"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Nitin Chandrachoodan","raw_affiliation_strings":["Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India"],"affiliations":[{"raw_affiliation_string":"Department of Electrical Engineering, Indian Institute of Technology Madras, Chennai, India","institution_ids":["https://openalex.org/I24676775"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":["https://openalex.org/A5108255287"],"corresponding_institution_ids":["https://openalex.org/I24676775"],"apc_list":null,"apc_paid":null,"fwci":0.0,"has_fulltext":false,"cited_by_count":0,"citation_normalized_percentile":{"value":0.2270121,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":null,"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T10363","display_name":"Low-power high-performance VLSI design","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10323","display_name":"Analog and Mixed-Signal Circuit Design","score":0.9998999834060669,"subfield":{"id":"https://openalex.org/subfields/2204","display_name":"Biomedical Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T11522","display_name":"VLSI and FPGA Design Techniques","score":0.9991999864578247,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.9361615180969238},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.6695526242256165},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.6544895768165588},{"id":"https://openalex.org/keywords/reduction","display_name":"Reduction (mathematics)","score":0.641423225402832},{"id":"https://openalex.org/keywords/arithmetic","display_name":"Arithmetic","score":0.6301078200340271},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5101792812347412},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.4145016372203827},{"id":"https://openalex.org/keywords/algorithm","display_name":"Algorithm","score":0.3359052538871765},{"id":"https://openalex.org/keywords/mathematics","display_name":"Mathematics","score":0.24302750825881958},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.14390146732330322},{"id":"https://openalex.org/keywords/telecommunications","display_name":"Telecommunications","score":0.13157033920288086},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.10372209548950195}],"concepts":[{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.9361615180969238},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.6695526242256165},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.6544895768165588},{"id":"https://openalex.org/C111335779","wikidata":"https://www.wikidata.org/wiki/Q3454686","display_name":"Reduction (mathematics)","level":2,"score":0.641423225402832},{"id":"https://openalex.org/C94375191","wikidata":"https://www.wikidata.org/wiki/Q11205","display_name":"Arithmetic","level":1,"score":0.6301078200340271},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5101792812347412},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.4145016372203827},{"id":"https://openalex.org/C11413529","wikidata":"https://www.wikidata.org/wiki/Q8366","display_name":"Algorithm","level":1,"score":0.3359052538871765},{"id":"https://openalex.org/C33923547","wikidata":"https://www.wikidata.org/wiki/Q395","display_name":"Mathematics","level":0,"score":0.24302750825881958},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.14390146732330322},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.13157033920288086},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.10372209548950195},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C82876162","wikidata":"https://www.wikidata.org/wiki/Q17096504","display_name":"Latency (audio)","level":2,"score":0.0},{"id":"https://openalex.org/C2524010","wikidata":"https://www.wikidata.org/wiki/Q8087","display_name":"Geometry","level":1,"score":0.0}],"mesh":[],"locations_count":1,"locations":[{"id":"doi:10.1109/isvdat.2016.8064879","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064879","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"}],"best_oa_location":null,"sustainable_development_goals":[{"display_name":"Affordable and clean energy","score":0.8500000238418579,"id":"https://metadata.un.org/sdg/7"}],"awards":[],"funders":[],"has_content":{"grobid_xml":false,"pdf":false},"content_urls":null,"referenced_works_count":13,"referenced_works":["https://openalex.org/W1991735330","https://openalex.org/W2005865544","https://openalex.org/W2020217519","https://openalex.org/W2045294186","https://openalex.org/W2106484393","https://openalex.org/W2114837206","https://openalex.org/W2124616298","https://openalex.org/W2135089667","https://openalex.org/W2150100620","https://openalex.org/W2554915771","https://openalex.org/W3146960355","https://openalex.org/W3147234326","https://openalex.org/W4230979891"],"related_works":["https://openalex.org/W4390550886","https://openalex.org/W3217463396","https://openalex.org/W2790557758","https://openalex.org/W2516396101","https://openalex.org/W3204929712","https://openalex.org/W4295102875","https://openalex.org/W2300671402","https://openalex.org/W2013839957","https://openalex.org/W3196607417","https://openalex.org/W4241196849"],"abstract_inverted_index":{"Approximate":[0],"circuit":[1],"design":[2],"has":[3],"gained":[4],"significance":[5],"in":[6,28],"recent":[7],"years":[8],"targeting":[9],"applications":[10],"like":[11],"media":[12,66],"processing":[13,67],"where":[14],"100%":[15],"accuracy":[16],"is":[17,32,97],"not":[18],"mandatory.":[19],"Though":[20],"different":[21],"approximate":[22],"adders":[23],"and":[24,79,89],"multipliers":[25],"are":[26,82],"described":[27],"the":[29,60,85],"literature,":[30],"there":[31],"no":[33],"common":[34],"approach":[35],"yet":[36],"by":[37,56],"which":[38,57],"many":[39],"arithmetic":[40,62],"circuits":[41,63,73],"can":[42,69],"be":[43,70],"designed.":[44],"In":[45],"this":[46],"paper":[47],"we":[48],"propose":[49],"a":[50,65],"generic":[51,87],"technique,":[52],"guided":[53],"multilevel":[54],"approximation,":[55],"most":[58],"of":[59,64,102],"basic":[61],"application":[68],"built.":[71],"Basic":[72],"such":[74],"as":[75],"adders,":[76],"multipliers,":[77],"filters":[78],"multiply-accumulate":[80],"units":[81],"designed":[83],"using":[84],"straight-forward":[86],"technique":[88],"power":[90],"saving":[91],"ranging":[92],"from":[93],"30%":[94],"to":[95],"75%":[96],"obtained":[98],"with":[99],"minimum":[100],"loss":[101],"accuracy.":[103]},"counts_by_year":[],"updated_date":"2025-11-06T03:46:38.306776","created_date":"2025-10-10T00:00:00"}