{"id":"https://openalex.org/W2762795204","doi":"https://doi.org/10.1109/isvdat.2016.8064878","title":"On minimization of test power through modified scan flip-flop","display_name":"On minimization of test power through modified scan flip-flop","publication_year":2016,"publication_date":"2016-05-01","ids":{"openalex":"https://openalex.org/W2762795204","doi":"https://doi.org/10.1109/isvdat.2016.8064878","mag":"2762795204"},"language":"en","primary_location":{"id":"doi:10.1109/isvdat.2016.8064878","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064878","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},"type":"conference-paper","indexed_in":["crossref"],"open_access":{"is_oa":false,"oa_status":"closed","oa_url":null,"any_repository_has_fulltext":false},"authorships":[{"author_position":"first","author":{"id":"https://openalex.org/A5078604240","display_name":"Satyadev Ahlawat","orcid":"https://orcid.org/0000-0003-0186-1446"},"institutions":[{"id":"https://openalex.org/I162827531","display_name":"Indian Institute of Technology Bombay","ror":"https://ror.org/02qyf5152","country_code":"IN","type":"education","lineage":["https://openalex.org/I162827531"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Satyadev Ahlawat","raw_affiliation_strings":["Dept. of Electrical Engineering, Indian Institute of Technology, Bombay"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Electrical Engineering, Indian Institute of Technology, Bombay","institution_ids":["https://openalex.org/I162827531"]}]},{"author_position":"last","author":{"id":"https://openalex.org/A5018584319","display_name":"Jaynarayan Tudu","orcid":"https://orcid.org/0000-0002-0329-3190"},"institutions":[{"id":"https://openalex.org/I59270414","display_name":"Indian Institute of Science Bangalore","ror":"https://ror.org/04dese585","country_code":"IN","type":"education","lineage":["https://openalex.org/I59270414"]}],"countries":["IN"],"is_corresponding":false,"raw_author_name":"Jaynarayan T. Tudu","raw_affiliation_strings":["Dept. of Computer Science and Automation, Indian Institute of Science, Bangalore"],"raw_orcid":null,"affiliations":[{"raw_affiliation_string":"Dept. of Computer Science and Automation, Indian Institute of Science, Bangalore","institution_ids":["https://openalex.org/I59270414"]}]}],"institutions":[],"countries_distinct_count":1,"institutions_distinct_count":2,"corresponding_author_ids":[],"corresponding_institution_ids":[],"apc_list":null,"apc_paid":null,"fwci":0.2241,"has_fulltext":false,"cited_by_count":5,"citation_normalized_percentile":{"value":0.47634936,"is_in_top_1_percent":false,"is_in_top_10_percent":false},"cited_by_percentile_year":{"min":89,"max":96},"biblio":{"volume":null,"issue":null,"first_page":"1","last_page":"6"},"is_retracted":false,"is_paratext":false,"is_xpac":false,"primary_topic":{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},"topics":[{"id":"https://openalex.org/T11032","display_name":"VLSI and Analog Circuit Testing","score":1.0,"subfield":{"id":"https://openalex.org/subfields/1708","display_name":"Hardware and Architecture"},"field":{"id":"https://openalex.org/fields/17","display_name":"Computer Science"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T14117","display_name":"Integrated Circuits and Semiconductor Failure Analysis","score":1.0,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}},{"id":"https://openalex.org/T10558","display_name":"Advancements in Semiconductor Devices and Circuit Design","score":0.9930999875068665,"subfield":{"id":"https://openalex.org/subfields/2208","display_name":"Electrical and Electronic Engineering"},"field":{"id":"https://openalex.org/fields/22","display_name":"Engineering"},"domain":{"id":"https://openalex.org/domains/3","display_name":"Physical Sciences"}}],"keywords":[{"id":"https://openalex.org/keywords/power-gating","display_name":"Power gating","score":0.6455016732215881},{"id":"https://openalex.org/keywords/automatic-test-pattern-generation","display_name":"Automatic test pattern generation","score":0.6406233310699463},{"id":"https://openalex.org/keywords/scan-chain","display_name":"Scan chain","score":0.6302063465118408},{"id":"https://openalex.org/keywords/design-for-testing","display_name":"Design for testing","score":0.6234997510910034},{"id":"https://openalex.org/keywords/overhead","display_name":"Overhead (engineering)","score":0.5915985703468323},{"id":"https://openalex.org/keywords/dissipation","display_name":"Dissipation","score":0.5784956216812134},{"id":"https://openalex.org/keywords/flip-flop","display_name":"Flip-flop","score":0.5603017807006836},{"id":"https://openalex.org/keywords/test-vector","display_name":"Test vector","score":0.551278829574585},{"id":"https://openalex.org/keywords/power","display_name":"Power (physics)","score":0.5436820387840271},{"id":"https://openalex.org/keywords/computer-science","display_name":"Computer science","score":0.5198783874511719},{"id":"https://openalex.org/keywords/sequential-logic","display_name":"Sequential logic","score":0.5174499154090881},{"id":"https://openalex.org/keywords/logic-synthesis","display_name":"Logic synthesis","score":0.49438023567199707},{"id":"https://openalex.org/keywords/chip","display_name":"Chip","score":0.48833081126213074},{"id":"https://openalex.org/keywords/electronic-engineering","display_name":"Electronic engineering","score":0.47165027260780334},{"id":"https://openalex.org/keywords/logic-gate","display_name":"Logic gate","score":0.4662885367870331},{"id":"https://openalex.org/keywords/built-in-self-test","display_name":"Built-in self-test","score":0.46545273065567017},{"id":"https://openalex.org/keywords/low-power-electronics","display_name":"Low-power electronics","score":0.44911301136016846},{"id":"https://openalex.org/keywords/power\u2013delay-product","display_name":"Power\u2013delay product","score":0.44030991196632385},{"id":"https://openalex.org/keywords/combinational-logic","display_name":"Combinational logic","score":0.43218767642974854},{"id":"https://openalex.org/keywords/minification","display_name":"Minification","score":0.43076133728027344},{"id":"https://openalex.org/keywords/embedded-system","display_name":"Embedded system","score":0.3490385413169861},{"id":"https://openalex.org/keywords/engineering","display_name":"Engineering","score":0.3413236737251282},{"id":"https://openalex.org/keywords/reliability-engineering","display_name":"Reliability engineering","score":0.2651625871658325},{"id":"https://openalex.org/keywords/electronic-circuit","display_name":"Electronic circuit","score":0.2625429928302765},{"id":"https://openalex.org/keywords/integrated-circuit","display_name":"Integrated circuit","score":0.25054967403411865},{"id":"https://openalex.org/keywords/transistor","display_name":"Transistor","score":0.22168207168579102},{"id":"https://openalex.org/keywords/cmos","display_name":"CMOS","score":0.19401860237121582},{"id":"https://openalex.org/keywords/electrical-engineering","display_name":"Electrical engineering","score":0.15077254176139832},{"id":"https://openalex.org/keywords/test-set","display_name":"Test set","score":0.14549103379249573},{"id":"https://openalex.org/keywords/voltage","display_name":"Voltage","score":0.14457255601882935},{"id":"https://openalex.org/keywords/adder","display_name":"Adder","score":0.11584872007369995},{"id":"https://openalex.org/keywords/power-consumption","display_name":"Power consumption","score":0.10324493050575256},{"id":"https://openalex.org/keywords/testability","display_name":"Testability","score":0.10153383016586304}],"concepts":[{"id":"https://openalex.org/C2780700455","wikidata":"https://www.wikidata.org/wiki/Q7236515","display_name":"Power gating","level":4,"score":0.6455016732215881},{"id":"https://openalex.org/C17626397","wikidata":"https://www.wikidata.org/wiki/Q837455","display_name":"Automatic test pattern generation","level":3,"score":0.6406233310699463},{"id":"https://openalex.org/C150012182","wikidata":"https://www.wikidata.org/wiki/Q225990","display_name":"Scan chain","level":3,"score":0.6302063465118408},{"id":"https://openalex.org/C190874656","wikidata":"https://www.wikidata.org/wiki/Q5264347","display_name":"Design for testing","level":3,"score":0.6234997510910034},{"id":"https://openalex.org/C2779960059","wikidata":"https://www.wikidata.org/wiki/Q7113681","display_name":"Overhead (engineering)","level":2,"score":0.5915985703468323},{"id":"https://openalex.org/C135402231","wikidata":"https://www.wikidata.org/wiki/Q898440","display_name":"Dissipation","level":2,"score":0.5784956216812134},{"id":"https://openalex.org/C2781007278","wikidata":"https://www.wikidata.org/wiki/Q183406","display_name":"Flip-flop","level":3,"score":0.5603017807006836},{"id":"https://openalex.org/C100767440","wikidata":"https://www.wikidata.org/wiki/Q7705816","display_name":"Test vector","level":3,"score":0.551278829574585},{"id":"https://openalex.org/C163258240","wikidata":"https://www.wikidata.org/wiki/Q25342","display_name":"Power (physics)","level":2,"score":0.5436820387840271},{"id":"https://openalex.org/C41008148","wikidata":"https://www.wikidata.org/wiki/Q21198","display_name":"Computer science","level":0,"score":0.5198783874511719},{"id":"https://openalex.org/C187075797","wikidata":"https://www.wikidata.org/wiki/Q173245","display_name":"Sequential logic","level":3,"score":0.5174499154090881},{"id":"https://openalex.org/C157922185","wikidata":"https://www.wikidata.org/wiki/Q173198","display_name":"Logic synthesis","level":3,"score":0.49438023567199707},{"id":"https://openalex.org/C165005293","wikidata":"https://www.wikidata.org/wiki/Q1074500","display_name":"Chip","level":2,"score":0.48833081126213074},{"id":"https://openalex.org/C24326235","wikidata":"https://www.wikidata.org/wiki/Q126095","display_name":"Electronic engineering","level":1,"score":0.47165027260780334},{"id":"https://openalex.org/C131017901","wikidata":"https://www.wikidata.org/wiki/Q170451","display_name":"Logic gate","level":2,"score":0.4662885367870331},{"id":"https://openalex.org/C2780980493","wikidata":"https://www.wikidata.org/wiki/Q181142","display_name":"Built-in self-test","level":2,"score":0.46545273065567017},{"id":"https://openalex.org/C117551214","wikidata":"https://www.wikidata.org/wiki/Q6692774","display_name":"Low-power electronics","level":4,"score":0.44911301136016846},{"id":"https://openalex.org/C2776391166","wikidata":"https://www.wikidata.org/wiki/Q7236873","display_name":"Power\u2013delay product","level":4,"score":0.44030991196632385},{"id":"https://openalex.org/C81409106","wikidata":"https://www.wikidata.org/wiki/Q76505","display_name":"Combinational logic","level":3,"score":0.43218767642974854},{"id":"https://openalex.org/C147764199","wikidata":"https://www.wikidata.org/wiki/Q6865248","display_name":"Minification","level":2,"score":0.43076133728027344},{"id":"https://openalex.org/C149635348","wikidata":"https://www.wikidata.org/wiki/Q193040","display_name":"Embedded system","level":1,"score":0.3490385413169861},{"id":"https://openalex.org/C127413603","wikidata":"https://www.wikidata.org/wiki/Q11023","display_name":"Engineering","level":0,"score":0.3413236737251282},{"id":"https://openalex.org/C200601418","wikidata":"https://www.wikidata.org/wiki/Q2193887","display_name":"Reliability engineering","level":1,"score":0.2651625871658325},{"id":"https://openalex.org/C134146338","wikidata":"https://www.wikidata.org/wiki/Q1815901","display_name":"Electronic circuit","level":2,"score":0.2625429928302765},{"id":"https://openalex.org/C530198007","wikidata":"https://www.wikidata.org/wiki/Q80831","display_name":"Integrated circuit","level":2,"score":0.25054967403411865},{"id":"https://openalex.org/C172385210","wikidata":"https://www.wikidata.org/wiki/Q5339","display_name":"Transistor","level":3,"score":0.22168207168579102},{"id":"https://openalex.org/C46362747","wikidata":"https://www.wikidata.org/wiki/Q173431","display_name":"CMOS","level":2,"score":0.19401860237121582},{"id":"https://openalex.org/C119599485","wikidata":"https://www.wikidata.org/wiki/Q43035","display_name":"Electrical engineering","level":1,"score":0.15077254176139832},{"id":"https://openalex.org/C169903167","wikidata":"https://www.wikidata.org/wiki/Q3985153","display_name":"Test set","level":2,"score":0.14549103379249573},{"id":"https://openalex.org/C165801399","wikidata":"https://www.wikidata.org/wiki/Q25428","display_name":"Voltage","level":2,"score":0.14457255601882935},{"id":"https://openalex.org/C164620267","wikidata":"https://www.wikidata.org/wiki/Q376953","display_name":"Adder","level":3,"score":0.11584872007369995},{"id":"https://openalex.org/C2984118289","wikidata":"https://www.wikidata.org/wiki/Q29954","display_name":"Power consumption","level":3,"score":0.10324493050575256},{"id":"https://openalex.org/C51234621","wikidata":"https://www.wikidata.org/wiki/Q2149495","display_name":"Testability","level":2,"score":0.10153383016586304},{"id":"https://openalex.org/C111919701","wikidata":"https://www.wikidata.org/wiki/Q9135","display_name":"Operating system","level":1,"score":0.0},{"id":"https://openalex.org/C154945302","wikidata":"https://www.wikidata.org/wiki/Q11660","display_name":"Artificial intelligence","level":1,"score":0.0},{"id":"https://openalex.org/C97355855","wikidata":"https://www.wikidata.org/wiki/Q11473","display_name":"Thermodynamics","level":1,"score":0.0},{"id":"https://openalex.org/C76155785","wikidata":"https://www.wikidata.org/wiki/Q418","display_name":"Telecommunications","level":1,"score":0.0},{"id":"https://openalex.org/C62520636","wikidata":"https://www.wikidata.org/wiki/Q944","display_name":"Quantum mechanics","level":1,"score":0.0},{"id":"https://openalex.org/C199360897","wikidata":"https://www.wikidata.org/wiki/Q9143","display_name":"Programming language","level":1,"score":0.0},{"id":"https://openalex.org/C121332964","wikidata":"https://www.wikidata.org/wiki/Q413","display_name":"Physics","level":0,"score":0.0}],"mesh":[],"locations_count":2,"locations":[{"id":"doi:10.1109/isvdat.2016.8064878","is_oa":false,"landing_page_url":"https://doi.org/10.1109/isvdat.2016.8064878","pdf_url":null,"source":null,"license":null,"license_id":null,"version":"publishedVersion","is_accepted":true,"is_published":true,"raw_source_name":"2016 20th International Symposium on VLSI Design and Test (VDAT)","raw_type":"proceedings-article"},{"id":"pmh:oai::73278","is_oa":false,"landing_page_url":null,"pdf_url":null,"source":{"id":"https://openalex.org/S4377196309","display_name":"NOT FOUND REPOSITORY (Indian Institute of Science Bangalore)","issn_l":null,"issn":null,"is_oa":false,"is_in_doaj":false,"is_core":false,"host_organization":"https://openalex.org/I59270414","host_organization_name":"Indian Institute of Science Bangalore","host_organization_lineage":["https://openalex.org/I59270414"],"host_organization_lineage_names":[],"type":"repository"},"license":null,"license_id":null,"version":"acceptedVersion","is_accepted":true,"is_published":false,"raw_source_name":"","raw_type":"Conference Paper"}],"best_oa_location":null,"sustainable_development_goals":[],"awards":[],"funders":[],"has_content":{"pdf":false,"grobid_xml":false},"content_urls":null,"referenced_works_count":29,"referenced_works":["https://openalex.org/W1539010027","https://openalex.org/W1568407911","https://openalex.org/W1966348745","https://openalex.org/W1966663633","https://openalex.org/W1987649265","https://openalex.org/W2025698297","https://openalex.org/W2029575849","https://openalex.org/W2040314485","https://openalex.org/W2051339649","https://openalex.org/W2106303764","https://openalex.org/W2112705672","https://openalex.org/W2119691242","https://openalex.org/W2126152478","https://openalex.org/W2126641963","https://openalex.org/W2126872604","https://openalex.org/W2135615172","https://openalex.org/W2153309099","https://openalex.org/W2154950819","https://openalex.org/W2156292332","https://openalex.org/W2158611920","https://openalex.org/W2160055399","https://openalex.org/W2161338410","https://openalex.org/W2162248293","https://openalex.org/W2167428133","https://openalex.org/W2169734655","https://openalex.org/W4246671099","https://openalex.org/W6676710984","https://openalex.org/W6678669394","https://openalex.org/W6678897769"],"related_works":["https://openalex.org/W4246671099","https://openalex.org/W2549644881","https://openalex.org/W1994851507","https://openalex.org/W2981473605","https://openalex.org/W2108001965","https://openalex.org/W4232500163","https://openalex.org/W2098411556","https://openalex.org/W2102168889","https://openalex.org/W2082217244","https://openalex.org/W1927520408"],"abstract_inverted_index":{"Power":[0],"dissipation":[1,29],"during":[2,101],"scan":[3,54,65,122],"testing":[4],"of":[5,41,47],"modern":[6],"high":[7],"complexity":[8],"designs":[9],"could":[10],"be":[11],"many":[12],"folds":[13],"higher":[14],"than":[15,145],"the":[16,33,38,42,78,83,89,92,98,104,120,137,146],"functional":[17,133,138],"operation":[18,103],"power,":[19],"which":[20,68],"is":[21,141],"a":[22,63,70],"well":[23],"established":[24],"observation.":[25],"High":[26],"test":[27,55,79,94,117],"power":[28,53],"can":[30],"severely":[31],"affect":[32],"chip":[34],"yield":[35],"and":[36,81,114,135],"hence":[37,115,136],"final":[39],"cost":[40,72],"product.":[43],"This":[44],"makes":[45],"it":[46],"utmost":[48],"important":[49],"to":[50,76,87],"develop":[51],"low":[52,71],"methodologies.":[56],"In":[57],"this":[58],"work":[59],"we":[60],"have":[61],"proposed":[62,105,121,148],"modified":[64],"flip-flop":[66],"design":[67,106,125],"uses":[69],"dynamic":[73],"slave":[74,85,99],"latch":[75,86,100],"shift":[77],"vectors":[80],"allows":[82],"static":[84],"retain":[88],"responses":[90],"from":[91],"previous":[93],"vector.":[95],"Through":[96],"bypassing":[97],"loading/unloading":[102],"eliminates":[107],"redundant":[108],"switching":[109],"activity":[110],"in":[111,132],"combinational":[112],"logic":[113],"minimizes":[116],"power.":[118],"Furthermore":[119],"flip":[123],"flop":[124],"does":[126],"not":[127],"use":[128],"any":[129],"gating":[130,150],"element":[131],"path,":[134],"performance":[139],"overhead":[140],"comparatively":[142],"very":[143],"less":[144],"previously":[147],"output":[149],"techniques":[151],"so":[152],"far.":[153]},"counts_by_year":[{"year":2025,"cited_by_count":1},{"year":2023,"cited_by_count":2},{"year":2021,"cited_by_count":1},{"year":2018,"cited_by_count":1}],"updated_date":"2026-07-29T14:22:42.915294","created_date":"2025-10-10T00:00:00"}